S24163
WRITE OPERATIONS
The S24163 allows two types of write operations: byte
write and page write. The byte write operation writes a
single byte during the nonvolatile write period (t
WR
). The
page write operation allows up to 16 bytes in the same
page to be written during t
WR
.
Byte WRITE
After the slave address is sent (to identify the slave
device, specify high order word address and a read or
write operation), a second byte is transmitted which
contains the low 8 bit addresses of any one of the 2,048
words in the array.
Upon receipt of the word address, the S24163 responds
with an ACKnowledge. After receiving the next byte of
data, it again responds with an ACKnowledge. The master
then terminates the transfer by generating a STOP condi-
tion, at which time the S24163 begins the internal write
cycle.
While the internal write cycle is in progress, the S24163
inputs are disabled, and the device will not respond to any
requests from the master. Refer to Figure 6 for the
address, ACKnowledge and data transfer sequence.
Page WRITE
The S24163 is capable of a 16-byte page write operation.
It is initiated in the same manner as the byte-write
operation, but instead of terminating the write cycle after
the first data word, the master can transmit up to 15 more
words of data. After the receipt of each word, the S24163
will respond with an ACKnowledge.
The S24163 automatically increments the address for
subsequent data words. After the receipt of each word, the
four low order address bits are internally incremented by
one. The high order five bits of the address byte remain
constant. Should the master transmit more than sixteen
words, prior to generating the STOP condition, the ad-
dress counter will “roll over,” and the previously written
data will be overwritten. As with the byte-write operation,
all inputs are disabled during the internal write cycle.
Refer to Figure 6 for the address, ACKnowledge and data
transfer sequence.
Acknowledges Transmitted from
24163 to Master Receiver
If single byte-write only,
Stop bit issued here.
Acknowledges Transmitted from
24163 to Master Receiver
SDA
Bus
Activity
1010
A A A R
10 9 8 W
A
C
Word Address
K
A A A A A A A A
7 6 5 4 3 2 1 0
A
C
K
Data Byte n
A
C
K
A
Data Byte n+1
C
K
D D D D D D D D
7 6 5 4 3 2 1 0
Data Byte n+15
C
K
D D D D D D D D
7 6 5 4 3 2 1 0
A
0
D D D D D D D D
7 6 5 4 3 2 1 0
S
T Device
A10,A9,A8
Type
A
R Address
Read/Write
T
0= Write
S
T
O
P
Slave Address
Master Sends Read
Request to Slave
Master Writes Word
Address to Slave
Master Writes
Data to Slave
Master Writes
Data to Slave
Master Writes
Data to Slave
Master Transmitter
to
Slave Receiver
Master Transmitter
to
Slave Receiver
Master Transmitter
to
Slave Receiver
Master Transmitter
to
Slave Receiver
Master Transmitter
to
Slave Receiver
Slave Transmitter
to
Master Receiver
2014 T fig06 2.0
Slave Transmitter
to
Master Receiver
Slave Transmitter
to
Master Receiver
Slave Transmitter
to
Master Receiver
Slave Transmitter
to
Master Receiver
Shading Denotes
24163
SDA Output Active
FIGURE 6. PAGE/BYTE WRITE MODE
2014 2.1 8/2/00
5
SUMMIT [ SUMMIT MICROELECTRONICS, INC. ]
