欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM8S207R8T6C 参数 Datasheet PDF下载

STM8S207R8T6C图片预览
型号: STM8S207R8T6C
PDF下载: 下载PDF文件 查看货源
内容描述: 性能线, 24兆赫STM8S 8位MCU ,高达128 KB闪存,集成的EEPROM , 10位ADC ,定时器, 2个UART , SPI , I²C , CAN [Performance line, 24 MHz STM8S 8-bit MCU, up to 128 Kbytes Flash, integrated EEPROM,10-bit ADC, timers, 2 UARTs, SPI, I²C, CAN]
分类和应用: 闪存微控制器和处理器外围集成电路装置PC可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 103 页 / 1740 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM8S207R8T6C的Datasheet PDF文件第17页浏览型号STM8S207R8T6C的Datasheet PDF文件第18页浏览型号STM8S207R8T6C的Datasheet PDF文件第19页浏览型号STM8S207R8T6C的Datasheet PDF文件第20页浏览型号STM8S207R8T6C的Datasheet PDF文件第22页浏览型号STM8S207R8T6C的Datasheet PDF文件第23页浏览型号STM8S207R8T6C的Datasheet PDF文件第24页浏览型号STM8S207R8T6C的Datasheet PDF文件第25页  
STM8S207xx, STM8S208xx  
Product overview  
Asynchronous communication (UART mode)  
Full duplex communication - NRZ standard format (mark/space)  
Programmable transmit and receive baud rates up to 1 Mbit/s (f  
/16) and capable of  
CPU  
following any standard baud rate regardless of the input frequency  
Separate enable bits for transmitter and receiver  
Two receiver wakeup modes:  
Address bit (MSB)  
Idle line (interrupt)  
Transmission error detection with interrupt generation  
Parity control  
LIN master capability  
Emission: Generates 13-bit synch break frame  
Reception: Detects 11-bit break frame  
LIN slave mode  
Autonomous header handling - one single interrupt per valid message header  
Automatic baud rate synchronization - maximum tolerated initial clock deviation 15 %  
Synch delimiter checking  
11-bit LIN synch break detection - break detection always active  
Parity check on the LIN identifier field  
LIN error management  
Hot plugging support  
4.14.3  
SPI  
Maximum speed: 10 Mbit/s (f  
/2) both for master and slave  
MASTER  
Full duplex synchronous transfers  
Simplex synchronous transfers on two lines with a possible bidirectional data line  
Master or slave operation - selectable by hardware or software  
CRC calculation  
1 byte Tx and Rx buffer  
Slave/master selection input pin  
Doc ID 14733 Rev 9  
21/103