欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103RCY7XXX 参数 Datasheet PDF下载

STM32F103RCY7XXX图片预览
型号: STM32F103RCY7XXX
PDF下载: 下载PDF文件 查看货源
内容描述: 高密度高性能线的基于ARM的32位MCU,具有256至512KB闪存, USB , CAN ,11个定时器, 3的ADC ,13个通信接口 [High-density performance line ARM-based 32-bit MCU with 256 to 512KB Flash, USB, CAN, 11 timers, 3 ADCs, 13 communication interfaces]
分类和应用: 闪存通信
文件页数/大小: 123 页 / 1691 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号STM32F103RCY7XXX的Datasheet PDF文件第50页浏览型号STM32F103RCY7XXX的Datasheet PDF文件第51页浏览型号STM32F103RCY7XXX的Datasheet PDF文件第52页浏览型号STM32F103RCY7XXX的Datasheet PDF文件第53页浏览型号STM32F103RCY7XXX的Datasheet PDF文件第55页浏览型号STM32F103RCY7XXX的Datasheet PDF文件第56页浏览型号STM32F103RCY7XXX的Datasheet PDF文件第57页浏览型号STM32F103RCY7XXX的Datasheet PDF文件第58页  
Electrical characteristics
Table 20.
STM32F103xC, STM32F103xD, STM32F103xE
Peripheral current consumption
(1)
(continued)
Peripheral
GPIOA
GPIOB
GPIOC
GPIOD
GPIOE
GPIOF
Typical consumption at 25 °C
0.55
0.72
0.72
0.55
1
0.72
1
1.9
1.7
1.8
0.4
1.7
0.9
1.7
Unit
APB2
GPIOG
ADC1
(2)
ADC2
TIM1
SPI1
TIM8
USART1
ADC3
mA
1. f
HCLK
= 72 MHz, f
APB1
= f
HCLK
/2, f
APB2
= f
HCLK
, default prescaler value for each peripheral.
2. Specific conditions for ADC: f
HCLK
= 56 MHz, f
APB1
= f
HCLK
/2, f
APB2
= f
HCLK
, f
ADCCLK
= f
APB2/4
, ADON bit
in the ADC_CR2 register is set to 1.
5.3.6
External clock source characteristics
High-speed external user clock generated from an external source
The characteristics given in
result from tests performed using an high-speed
external clock source, and under ambient temperature and supply voltage conditions
summarized in
Table 21.
Symbol
f
HSE_ext
V
HSEH
V
HSEL
t
w(HSE)
t
w(HSE)
t
r(HSE)
t
f(HSE)
C
in(HSE)
High-speed external user clock characteristics
Parameter
User external clock source
frequency
(1)
OSC_IN input pin high level voltage
OSC_IN input pin low level voltage
OSC_IN high or low time
(1)
OSC_IN rise or fall time
(1)
OSC_IN input capacitance
(1)
45
V
SS
V
IN
V
DD
5
55
±1
Conditions
Min
1
0.7V
DD
V
SS
16
ns
20
pF
%
µA
Typ
8
Max
25
V
DD
0.3V
DD
Unit
MHz
V
DuCy
(HSE)
Duty cycle
I
L
OSC_IN Input leakage current
1. Guaranteed by design, not tested in production.
54/123
Doc ID 14611 Rev 7