欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103VET6XXX 参数 Datasheet PDF下载

STM32F103VET6XXX图片预览
型号: STM32F103VET6XXX
PDF下载: 下载PDF文件 查看货源
内容描述: 高密度高性能线的基于ARM的32位MCU,具有256至512KB闪存, USB , CAN ,11个定时器, 3的ADC ,13个通信接口 [High-density performance line ARM-based 32-bit MCU with 256 to 512KB Flash, USB, CAN, 11 timers, 3 ADCs, 13 communication interfaces]
分类和应用: 闪存通信
文件页数/大小: 123 页 / 1691 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F103VET6XXX的Datasheet PDF文件第41页浏览型号STM32F103VET6XXX的Datasheet PDF文件第42页浏览型号STM32F103VET6XXX的Datasheet PDF文件第43页浏览型号STM32F103VET6XXX的Datasheet PDF文件第44页浏览型号STM32F103VET6XXX的Datasheet PDF文件第46页浏览型号STM32F103VET6XXX的Datasheet PDF文件第47页浏览型号STM32F103VET6XXX的Datasheet PDF文件第48页浏览型号STM32F103VET6XXX的Datasheet PDF文件第49页  
STM32F103xC, STM32F103xD, STM32F103xE  
Electrical characteristics  
Table 14. Maximum current consumption in Run mode, code with data processing  
running from Flash  
Max(1)  
Symbol  
Parameter  
Conditions  
fHCLK  
Unit  
TA = 85 °C TA = 105 °C  
72 MHz  
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
69  
50  
70  
50.5  
39.5  
28  
External clock(2), all  
peripherals enabled  
39  
27  
20  
20.5  
11.5  
37.5  
28.5  
22.5  
17  
11  
Supplycurrent in  
Run mode  
IDD  
mA  
72 MHz  
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
37  
28  
External clock(2), all  
peripherals disabled  
22  
16.5  
12.5  
8
13  
8
1. Based on characterization, not tested in production.  
2. External clock is 8 MHz and PLL is on when fHCLK > 8 MHz.  
Table 15. Maximum current consumption in Run mode, code with data processing  
running from RAM  
Max(1)  
Symbol  
Parameter  
Conditions  
fHCLK  
Unit  
TA = 85 °C  
TA = 105 °C  
72 MHz  
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
66  
43.5  
33  
23  
16  
9
67  
45.5  
35  
External clock(2), all  
peripherals enabled  
24.5  
18  
10.5  
33.5  
23.5  
18.5  
13.5  
10.5  
6.5  
Supply current  
in Run mode  
IDD  
mA  
72 MHz  
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
33  
23  
18  
13  
10  
6
External clock(2), all  
peripherals disabled  
1. Data based on characterization results, tested in production at VDD max, fHCLK max.  
2. External clock is 8 MHz and PLL is on when fHCLK > 8 MHz.  
Doc ID 14611 Rev 7  
45/123