欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103R4T7TR 参数 Datasheet PDF下载

STM32F103R4T7TR图片预览
型号: STM32F103R4T7TR
PDF下载: 下载PDF文件 查看货源
内容描述: 基于ARM的低密度高性能线的32位MCU,具有16或32 KB闪存, USB , CAN ,6个定时器, 2的ADC ,6个通信接口 [Low-density performance line, ARM-based 32-bit MCU with 16 or 32 KB Flash, USB, CAN, 6 timers, 2 ADCs, 6 communication interfaces]
分类和应用: 闪存微控制器和处理器外围集成电路通信时钟
文件页数/大小: 80 页 / 1067 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F103R4T7TR的Datasheet PDF文件第51页浏览型号STM32F103R4T7TR的Datasheet PDF文件第52页浏览型号STM32F103R4T7TR的Datasheet PDF文件第53页浏览型号STM32F103R4T7TR的Datasheet PDF文件第54页浏览型号STM32F103R4T7TR的Datasheet PDF文件第56页浏览型号STM32F103R4T7TR的Datasheet PDF文件第57页浏览型号STM32F103R4T7TR的Datasheet PDF文件第58页浏览型号STM32F103R4T7TR的Datasheet PDF文件第59页  
STM32F103x4, STM32F103x6  
Figure 22. I/O AC characteristics definition  
Electrical characteristics  
90%  
10 %  
50%  
50%  
90%  
10%  
t
EXTERNAL  
OUTPUT  
ON 50pF  
t
r(IO)out  
r(IO)out  
T
Maximum frequency is achieved if (t + t ) 2/3)T and if the duty cycle is (45-55%)  
r
f
when loaded by 50pF  
ai14131  
5.3.13  
NRST pin characteristics  
The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up  
resistor, R (see Table 34).  
PU  
Unless otherwise specified, the parameters given in Table 37 are derived from tests  
performed under the ambient temperature and V supply voltage conditions summarized  
DD  
in Table 9.  
Table 37. NRST pin characteristics  
Symbol  
Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
(1)  
VIL(NRST)  
NRST Input low level voltage  
NRST Input high level voltage  
–0.5  
2
0.8  
V
(1)  
VIH(NRST)  
Vhys(NRST)  
RPU  
VDD+0.5  
NRST Schmitt trigger voltage  
hysteresis  
200  
40  
mV  
Weak pull-up equivalent resistor(2)  
VIN VSS  
30  
50  
k  
ns  
ns  
(1)  
VF(NRST)  
NRST Input filtered pulse  
100  
(1)  
VNF(NRST)  
NRST Input not filtered pulse  
300  
1. Guaranteed by design, not tested in production.  
2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution  
to the series resistance must be minimum (~10% order).  
Doc ID 15060 Rev 3  
55/80  
 复制成功!