欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103R4T7TR 参数 Datasheet PDF下载

STM32F103R4T7TR图片预览
型号: STM32F103R4T7TR
PDF下载: 下载PDF文件 查看货源
内容描述: 基于ARM的低密度高性能线的32位MCU,具有16或32 KB闪存, USB , CAN ,6个定时器, 2的ADC ,6个通信接口 [Low-density performance line, ARM-based 32-bit MCU with 16 or 32 KB Flash, USB, CAN, 6 timers, 2 ADCs, 6 communication interfaces]
分类和应用: 闪存微控制器和处理器外围集成电路通信时钟
文件页数/大小: 80 页 / 1067 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F103R4T7TR的Datasheet PDF文件第30页浏览型号STM32F103R4T7TR的Datasheet PDF文件第31页浏览型号STM32F103R4T7TR的Datasheet PDF文件第32页浏览型号STM32F103R4T7TR的Datasheet PDF文件第33页浏览型号STM32F103R4T7TR的Datasheet PDF文件第35页浏览型号STM32F103R4T7TR的Datasheet PDF文件第36页浏览型号STM32F103R4T7TR的Datasheet PDF文件第37页浏览型号STM32F103R4T7TR的Datasheet PDF文件第38页  
Electrical characteristics  
STM32F103x4, STM32F103x6  
Table 13. Maximum current consumption in Run mode, code with data processing  
running from Flash  
Max(1)  
Symbol  
Parameter  
Conditions  
fHCLK  
Unit  
TA = 85 °C TA = 105 °C  
72 MHz  
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
45  
32  
26  
18  
13  
7
46  
33  
27  
19  
14  
8
External clock(2), all  
peripherals enabled  
Supplycurrent in  
Run mode  
IDD  
mA  
72 MHz  
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
30  
23  
19  
13  
10  
6
31  
24  
20  
14  
11  
7
External clock(2), all  
peripherals disabled  
1. Based on characterization, not tested in production.  
2. External clock is 8 MHz and PLL is on when fHCLK > 8 MHz.  
Table 14. Maximum current consumption in Run mode, code with data processing  
running from RAM  
Max(1)  
Symbol Parameter  
Conditions  
fHCLK  
Unit  
TA = 85 °C  
TA = 105 °C  
72 MHz  
41  
27  
20  
14  
10  
6
42  
28  
21  
15  
11  
7
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
External clock(2), all  
peripherals enabled  
Supply  
IDD  
current in  
Run mode  
mA  
72 MHz  
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
27  
19  
15  
10  
7
28  
20  
16  
11  
8
External clock(2), all  
peripherals disabled  
5
6
1. Based on characterization, tested in production at VDD max, fHCLK max.  
2. External clock is 8 MHz and PLL is on when fHCLK > 8 MHz.  
34/80  
Doc ID 15060 Rev 3  
 复制成功!