欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103C8U7TR 参数 Datasheet PDF下载

STM32F103C8U7TR图片预览
型号: STM32F103C8U7TR
PDF下载: 下载PDF文件 查看货源
内容描述: 中密度高性能线的基于ARM的32位MCU,具有64或128 KB的闪存, USB , CAN ,7个定时器, 2的ADC ,9个通信接口 [Medium-density performance line ARM-based 32-bit MCU with 64 or 128 KB Flash, USB, CAN, 7 timers, 2 ADCs, 9 communication interfaces]
分类和应用: 闪存通信
文件页数/大小: 96 页 / 1430 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号STM32F103C8U7TR的Datasheet PDF文件第82页浏览型号STM32F103C8U7TR的Datasheet PDF文件第83页浏览型号STM32F103C8U7TR的Datasheet PDF文件第84页浏览型号STM32F103C8U7TR的Datasheet PDF文件第85页浏览型号STM32F103C8U7TR的Datasheet PDF文件第87页浏览型号STM32F103C8U7TR的Datasheet PDF文件第88页浏览型号STM32F103C8U7TR的Datasheet PDF文件第89页浏览型号STM32F103C8U7TR的Datasheet PDF文件第90页  
Package characteristics
STM32F103x8, STM32F103xB
6.2
Thermal characteristics
The maximum chip junction temperature (T
J
max) must never exceed the values given in
The maximum chip-junction temperature, T
J
max, in degrees Celsius, may be calculated
using the following equation:
T
J
max = T
A
max + (P
D
max ×
JA
)
Where:
T
A
max is the maximum ambient temperature in
C,
JA
is the package junction-to-ambient thermal resistance, in
C/W,
P
D
max is the sum of P
INT
max and P
I/O
max (P
D
max = P
INT
max + P
I/O
max),
P
INT
max is the product of I
DD
and V
DD
, expressed in Watts. This is the maximum chip
internal power.
P
I/O
max =
(V
OL
× I
OL
) +
((V
DD
– V
OH
) × I
OH
),
P
I/O
max represents the maximum power dissipation on output pins where:
taking into account the actual V
OL
/ I
OL
and V
OH
/ I
OH
of the I/Os at low and high level in the
application.
Table 57.
Symbol
Package thermal characteristics
Parameter
Thermal resistance junction-ambient
LFBGA100 - 10 × 10 mm / 0.8 mm pitch
Thermal resistance junction-ambient
LQFP100 - 14 × 14 mm / 0.5 mm pitch
Thermal resistance junction-ambient
LQFP64 - 10 × 10 mm / 0.5 mm pitch
Value
44
46
45
65
55
16
18
°C/W
Unit
JA
Thermal resistance junction-ambient
TFBGA64 - 5 × 5 mm / 0.5 mm pitch
Thermal resistance junction-ambient
LQFP48 - 7 x 7 mm / 0.5 mm pitch
Thermal resistance junction-ambient
VFQFPN 48 -7 × 7 mm / 0.5 mm pitch
Thermal resistance junction-ambient
VFQFPN 36 - 6 × 6 mm / 0.5 mm pitch
6.2.1
Reference document
JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural
Convection (Still Air). Available from www.jedec.org.
86/96
Doc ID 13587 Rev 12