欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103RBU7TR 参数 Datasheet PDF下载

STM32F103RBU7TR图片预览
型号: STM32F103RBU7TR
PDF下载: 下载PDF文件 查看货源
内容描述: 中密度高性能线的基于ARM的32位MCU,具有64或128 KB的闪存, USB , CAN ,7个定时器, 2的ADC ,9个通信接口 [Medium-density performance line ARM-based 32-bit MCU with 64 or 128 KB Flash, USB, CAN, 7 timers, 2 ADCs, 9 communication interfaces]
分类和应用: 闪存通信
文件页数/大小: 96 页 / 1430 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F103RBU7TR的Datasheet PDF文件第36页浏览型号STM32F103RBU7TR的Datasheet PDF文件第37页浏览型号STM32F103RBU7TR的Datasheet PDF文件第38页浏览型号STM32F103RBU7TR的Datasheet PDF文件第39页浏览型号STM32F103RBU7TR的Datasheet PDF文件第41页浏览型号STM32F103RBU7TR的Datasheet PDF文件第42页浏览型号STM32F103RBU7TR的Datasheet PDF文件第43页浏览型号STM32F103RBU7TR的Datasheet PDF文件第44页  
Electrical characteristics  
STM32F103x8, STM32F103xB  
Table 13. Maximum current consumption in Run mode, code with data processing  
running from Flash  
Max(1)  
Symbol  
Parameter  
Conditions  
fHCLK  
Unit  
TA = 85 °C TA = 105 °C  
72 MHz  
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
50  
50.3  
36.2  
28.7  
20.1  
14.9  
8.9  
36.1  
28.6  
19.9  
14.7  
8.6  
External clock(2), all  
peripherals enabled  
Supplycurrent in  
Run mode  
IDD  
mA  
72 MHz  
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
32.8  
24.4  
19.8  
13.9  
10.7  
6.8  
32.9  
24.5  
19.9  
14.2  
11  
External clock(2), all  
peripherals disabled  
7.1  
1. Based on characterization, not tested in production.  
2. External clock is 8 MHz and PLL is on when fHCLK > 8 MHz.  
Table 14. Maximum current consumption in Run mode, code with data processing  
running from RAM  
Max(1)  
Symbol Parameter  
Conditions  
fHCLK  
Unit  
TA = 85 °C  
TA = 105 °C  
72 MHz  
48  
31.5  
24  
50  
32  
25.5  
18  
13  
8
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
External clock(2), all  
peripherals enabled  
17.5  
12.5  
7.5  
Supply  
IDD  
current in  
Run mode  
mA  
72 MHz  
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
29  
29.5  
21  
16.5  
12  
9
20.5  
16  
External clock(2), all  
peripherals disabled  
11.5  
8.5  
5.5  
6
1. Based on characterization, tested in production at VDD max, fHCLK max.  
2. External clock is 8 MHz and PLL is on when fHCLK > 8 MHz.  
40/96  
Doc ID 13587 Rev 12