欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103R4H6XXX 参数 Datasheet PDF下载

STM32F103R4H6XXX图片预览
型号: STM32F103R4H6XXX
PDF下载: 下载PDF文件 查看货源
内容描述: 基于ARM的低密度高性能线的32位MCU,具有16或32 KB闪存, USB , CAN ,6个定时器, 2的ADC ,6个通信接口 [Low-density performance line, ARM-based 32-bit MCU with 16 or 32 KB Flash, USB, CAN, 6 timers, 2 ADCs, 6 communication interfaces]
分类和应用: 闪存通信
文件页数/大小: 80 页 / 1067 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号STM32F103R4H6XXX的Datasheet PDF文件第53页浏览型号STM32F103R4H6XXX的Datasheet PDF文件第54页浏览型号STM32F103R4H6XXX的Datasheet PDF文件第55页浏览型号STM32F103R4H6XXX的Datasheet PDF文件第56页浏览型号STM32F103R4H6XXX的Datasheet PDF文件第58页浏览型号STM32F103R4H6XXX的Datasheet PDF文件第59页浏览型号STM32F103R4H6XXX的Datasheet PDF文件第60页浏览型号STM32F103R4H6XXX的Datasheet PDF文件第61页  
STM32F103x4, STM32F103x6
Electrical characteristics
5.3.15
Communications interfaces
I
2
C interface characteristics
Unless otherwise specified, the parameters given in
Table 39
are derived from tests
performed under the ambient temperature, f
PCLK1
frequency and V
DD
supply voltage
conditions summarized in
Table 9.
The STM32F103xx performance line I
2
C interface meets the requirements of the standard
I
2
C communication protocol with the following restrictions: the I/O pins SDA and SCL are
mapped to are not “true” open-drain. When configured as open-drain, the PMOS connected
between the I/O pin and V
DD
is disabled, but is still present.
The I
2
C characteristics are described in
Table 39.
Refer also to
Section 5.3.12: I/O port
characteristics
for more details on the input/output alternate function characteristics (SDA
and SCL).
Table 39.
Symbol
t
w(SCLL)
t
w(SCLH)
t
su(SDA)
t
h(SDA)
t
r(SDA)
t
r(SCL)
t
f(SDA)
t
f(SCL)
t
h(STA)
t
su(STA)
t
su(STO)
t
w(STO:STA)
C
b
I
2
C characteristics
Standard mode I
2
C
(1)
Parameter
Min
SCL clock low time
SCL clock high time
SDA setup time
SDA data hold time
SDA and SCL rise time
SDA and SCL fall time
Start condition hold time
Repeated Start condition
setup time
Stop condition setup time
Stop to Start condition time
(bus free)
Capacitive load for each bus
line
4.0
4.7
4.0
4.7
400
4.7
4.0
250
0
(3)
1000
300
0.6
µs
0.6
0.6
1.3
400
s
s
pF
Max
Min
1.3
µs
0.6
100
0
(4)
20 + 0.1C
b
900
(3)
300
300
ns
Max
Fast mode I
2
C
(1)(2)
Unit
1. Guaranteed by design, not tested in production.
2. f
PCLK1
must be higher than 2 MHz to achieve the maximum standard mode I
2
C frequency. It must be
higher than 4 MHz to achieve the maximum fast mode I
2
C frequency.
3. The maximum hold time of the Start condition has only to be met if the interface does not stretch the low
period of SCL signal.
4. The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the
undefined region of the falling edge of SCL.
Doc ID 15060 Rev 3
57/80