欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103C8U6TR 参数 Datasheet PDF下载

STM32F103C8U6TR图片预览
型号: STM32F103C8U6TR
PDF下载: 下载PDF文件 查看货源
内容描述: 中密度高性能线的基于ARM的32位MCU,具有64或128 KB的闪存, USB , CAN ,7个定时器, 2的ADC ,9个通信接口 [Medium-density performance line ARM-based 32-bit MCU with 64 or 128 KB Flash, USB, CAN, 7 timers, 2 ADCs, 9 communication interfaces]
分类和应用: 闪存通信
文件页数/大小: 96 页 / 1430 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F103C8U6TR的Datasheet PDF文件第86页浏览型号STM32F103C8U6TR的Datasheet PDF文件第87页浏览型号STM32F103C8U6TR的Datasheet PDF文件第88页浏览型号STM32F103C8U6TR的Datasheet PDF文件第89页浏览型号STM32F103C8U6TR的Datasheet PDF文件第91页浏览型号STM32F103C8U6TR的Datasheet PDF文件第92页浏览型号STM32F103C8U6TR的Datasheet PDF文件第93页浏览型号STM32F103C8U6TR的Datasheet PDF文件第94页  
Revision history  
STM32F103x8, STM32F103xB  
8
Revision history  
Table 59. Document revision history  
Date  
Revision  
Changes  
01-jun-2007  
1
Initial release.  
Flash memory size modified in Note 8, Note 5, Note 7, Note 9 and  
BGA100 pins added to Table 5: Medium-density STM32F103xx pin  
definitions. Figure 3: STM32F103xx performance line LFBGA100  
ballout added.  
THSE changed to TLSE in Figure 22: Low-speed external clock source  
AC timing diagram. VBAT ranged modified in Power supply schemes.  
tSU(LSE) changed to tSU(HSE) in Table 22: HSE 4-16 MHz oscillator  
characteristics. IDD(HSI) max value added to Table 24: HSI oscillator  
characteristics.  
Sample size modified and machine model removed in Electrostatic  
discharge (ESD).  
Number of parts modified and standard reference updated in Static  
latch-up. 25 °C and 85 °C conditions removed and class name modified  
in Table 33: Electrical sensitivities. RPU and RPD min and max values  
added to Table 34: I/O static characteristics. RPU min and max values  
added to Table 37: NRST pin characteristics.  
Figure 31: I2C bus AC waveforms and measurement circuit and  
Figure 30: Recommended NRST pin protection corrected.  
20-Jul-2007  
2
Notes removed below Table 9, Table 37, Table 43.  
IDD typical values changed in Table 11: Maximum current consumption  
in Run and Sleep modes. Table 38: TIMx characteristics modified.  
tSTAB, VREF+ value, tlat and fTRIG added to Table 45: ADC  
characteristics.  
In Table 29: Flash memory endurance and data retention, typical  
endurance and data retention for TA = 85 °C added, data retention for  
TA = 25 °C removed.  
VBG changed to VREFINT in Table 12: Embedded internal reference  
voltage. Document title changed. Controller area network (CAN)  
section modified.  
Figure 13: Power supply scheme modified.  
Features on page 1 list optimized. Small text changes.  
90/96  
Doc ID 13587 Rev 12  
 复制成功!