Electrical characteristics
STM32F103xC, STM32F103xD, STM32F103xE
Figure 24. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms
T
Wꢉ.%ꢋ
&3-#?.%
T
Vꢉ./%?.%ꢋ
T
T
Hꢉ.%?./%ꢋ
Wꢉ./%ꢋ
&3-#?./%
&3-#?.7%
TVꢉ!?.%ꢋ
T
Hꢉ!?./%ꢋ
&3-#?!;ꢅꢁꢇꢃ=
!DDRESS
TVꢉ",?.%ꢋ
T
Hꢉ",?./%ꢋ
&3-#?.",;ꢀꢇꢃ=
T
Hꢉ$ATA?.%ꢋ
T
T
SUꢉ$ATA?./%ꢋ
Hꢉ$ATA?./%ꢋ
T
SUꢉ$ATA?.%ꢋ
$ATA
&3-#?$;ꢀꢁꢇꢃ=
T
Vꢉ.!$6?.%ꢋ
T
Wꢉ.!$6ꢋ
ꢉꢀꢋ
&3-#?.!$6
-3ꢀꢐꢁꢐꢑ6ꢀ
1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.
(1) (2)
Table 31. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings
Symbol
tw(NE)
tv(NOE_NE)
tw(NOE)
th(NE_NOE)
tv(A_NE)
Parameter
FSMC_NE low time
Min
Max
Unit
ns
5tHCLK – 1.5
0.5
5tHCLK + 2
1.5
FSMC_NEx low to FSMC_NOE low
FSMC_NOE low time
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
5tHCLK – 1.5
5tHCLK + 1.5
FSMC_NOE high to FSMC_NE high hold time –1.5
FSMC_NEx low to FSMC_A valid
0
0
th(A_NOE)
tv(BL_NE)
th(BL_NOE)
Address hold time after FSMC_NOE high
FSMC_NEx low to FSMC_BL valid
0.1
FSMC_BL hold time after FSMC_NOE high
0
tsu(Data_NE) Data to FSMC_NEx high setup time
tsu(Data_NOE) Data to FSMC_NOEx high setup time
th(Data_NOE) Data hold time after FSMC_NOE high
2tHCLK + 25
2tHCLK + 25
0
0
th(Data_NE)
Data hold time after FSMC_NEx high
64/130
Doc ID 14611 Rev 8
STMICROELECTRONICS [ ST ]
