欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103CBT6 参数 Datasheet PDF下载

STM32F103CBT6图片预览
型号: STM32F103CBT6
PDF下载: 下载PDF文件 查看货源
内容描述: 时钟,复位和电源管理 [Clock, reset and supply management]
分类和应用: 时钟
文件页数/大小: 102 页 / 1492 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F103CBT6的Datasheet PDF文件第45页浏览型号STM32F103CBT6的Datasheet PDF文件第46页浏览型号STM32F103CBT6的Datasheet PDF文件第47页浏览型号STM32F103CBT6的Datasheet PDF文件第48页浏览型号STM32F103CBT6的Datasheet PDF文件第50页浏览型号STM32F103CBT6的Datasheet PDF文件第51页浏览型号STM32F103CBT6的Datasheet PDF文件第52页浏览型号STM32F103CBT6的Datasheet PDF文件第53页  
STM32F103x8, STM32F103xB  
Electrical characteristics  
Table 18. Typical current consumption in Sleep mode, code running from Flash or  
RAM  
Typ(1)  
Symbol Parameter  
Conditions  
fHCLK  
Unit  
All peripherals All peripherals  
enabled(2)  
disabled  
72 MHz  
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
14.4  
9.9  
5.5  
3.9  
7.6  
3.1  
5.3  
2.3  
3.8  
1.8  
External clock(3)  
2.1  
1.2  
4 MHz  
1.6  
1.1  
2 MHz  
1.3  
1
1 MHz  
1.11  
1.04  
0.98  
12.3  
9.3  
0.98  
0.96  
0.95  
4.4  
500 kHz  
125 kHz  
64 MHz  
48 MHz  
36 MHz  
24 MHz  
16 MHz  
Supply  
IDD  
current in  
mA  
Sleep mode  
3.3  
7
2.5  
4.8  
1.8  
Running on high  
speed internal RC  
3.2  
1.2  
(HSI), AHB prescaler 8 MHz  
1.6  
0.6  
used to reduce the  
frequency  
4 MHz  
1
0.5  
2 MHz  
0.72  
0.56  
0.49  
0.43  
0.47  
0.44  
0.42  
0.41  
1 MHz  
500 kHz  
125 kHz  
1. Typical values are measures at TA = 25 °C, VDD = 3.3 V.  
2. Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this  
consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).  
3. External clock is 8 MHz and PLL is on when fHCLK > 8 MHz.  
Doc ID 13587 Rev 14  
49/102  
 
 复制成功!