Description
Figure 1.
STM32F103xx performance line block diagram
JTAG & SWD
JNTRST
JTDI
JTCK/SWCLK
JTMS/SWDIO
JTDO
as AF
pbus
Ibus
Trace
Controller
flash obl
Interface
POWER
VOLT. REG.
3.3V TO 1.8V
@VDD
STM32F103xx
V
DD
= 2 to 3.6V
V
SS
CORTEX M3 CPU
F
max
: 72 MHz
Dbus
FLASH 128 KB
64 bit
BusMatrix
NVIC
System
SRAM
20 KB
PCLK1
PCLK2
HCLK
FCLK
RC 8 MHz
RC 32 kHz
@VDDA
@VBAT
AHB2
APB1
PLL &
CLOCK
MANAGT
@VDD
XTAL OSC
4-16 MHz
OSC_IN
OSC_OUT
GP DMA
AHB:F
max
=48/72 MHz
7 channels
IWDG
Standby
interface
V
BAT
OSC32_IN
OSC32_OUT
ANTI_TAMP
@VDDA
NRST
VDDA
VSSA
SUPPLY
SUPERVISION
POR / PDR
PVD
80AF
PA[15:0]
PB[15:0]
PC[15:0]
PD[15:0]
PE[15:0]
EXTI
WAKEUP
GPIOA
GPIOB
GPIOC
GPIOD
GPIOE
APB2 : F
max
=48 / 72 MHz
Rst
Int
AHB2
APB2
XTAL 32 kHz
RTC
AWU
Backup
reg
Backup interface
TIM2
TIM3
APB1 : F
max
=24 / 36 MHz
TIM 4
USART2
USART3
SPI2
2x(8x16bit)
I2C1
I2C2
bxCAN
USB 2.0 FS
4 Channels
4 Channels
8 Channels
RX,TX, CTS, RTS,
SmartCard as AF
RX,TX, CTS, RTS,
SmartCard as AF
MOSI,MISO,SCK,NSS
as AF
SCL,SDA,SMBAL
as AF
SCL,SDA
as AF
USBDP/CANTX
USBDM/CANRX
4 Channels
3 compl. Channels
Brk input
MOSI,MISO,
SCK,NSS as AF
RX,TX, CTS, RTS,
SmartCard as AF
TIM1
SPI1
USART1
@VDDA
16AF
V
REF+
V
REF-
12bit ADC1 IF
12bit ADC2 IF
SRAM 512B
WWDG
Temp sensor
ai14390
1. T
A
= –40 °C to +105 °C (junction temperature up to 125 °C).
2. AF = alternate function on I/O port pin.
14/67