欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103RBT6XXXTR 参数 Datasheet PDF下载

STM32F103RBT6XXXTR图片预览
型号: STM32F103RBT6XXXTR
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用: 微控制器和处理器外围集成电路PC通信时钟
文件页数/大小: 67 页 / 1083 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F103RBT6XXXTR的Datasheet PDF文件第7页浏览型号STM32F103RBT6XXXTR的Datasheet PDF文件第8页浏览型号STM32F103RBT6XXXTR的Datasheet PDF文件第9页浏览型号STM32F103RBT6XXXTR的Datasheet PDF文件第10页浏览型号STM32F103RBT6XXXTR的Datasheet PDF文件第12页浏览型号STM32F103RBT6XXXTR的Datasheet PDF文件第13页浏览型号STM32F103RBT6XXXTR的Datasheet PDF文件第14页浏览型号STM32F103RBT6XXXTR的Datasheet PDF文件第15页  
STM32F103xx  
Description  
RTC (real-time clock) and backup registers  
The RTC and the backup registers are supplied through a switch that takes power either on  
supply when present or through the V pin. The backup registers (ten 16-bit  
V
DD  
BAT  
registers) can be used to store data when V power is not present.  
DD  
The real-time clock provides a set of continuously running counters which can be used with  
suitable software to provide a clock calendar function, and provides an alarm interrupt and a  
periodic interrupt. It is clocked by an external 32.768 kHz oscillator, the internal low power  
RC oscillator or the High Speed External clock divided by 128. The internal low power RC  
has a typical frequency of 32 kHz. The RTC can be calibrated using an external 512 Hz  
output to compensate for any natural quartz deviation. The RTC features a 32-bit  
programmable counter for long term measurement using the Compare register to generate  
an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to  
generate a time base of 1 second from a clock at 32.768 kHz.  
Independent watchdog  
The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is  
clocked from an independent 32 kHz internal RC and as it operates independently from the  
main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog  
to reset the device when a problem occurs, or as a free running timer for application time out  
management. It is hardware or software configurable through the option bytes. The counter  
can be frozen in debug mode.  
Window watchdog  
The window watchdog is based on a 7-bit downcounter that can be set as free running. It  
can be used as a watchdog to reset the device when a problem occurs. It is clocked from the  
main clock. It has an early warning interrupt capability and the counter can be frozen in  
debug mode.  
SysTick timer  
This timer is dedicated for OS, but could also be used as a standard down counter. It  
features:  
A 24-bit down counter  
Autoreload capability  
Maskable system interrupt generation when the counter reaches 0.  
Programmable clock source  
General purpose timers (TIMx)  
There are up to 3 synchronizable standard timers embedded in the STM32F103xx  
performance line devices. These timers are based on a 16-bit auto-reload up/down counter,  
a 16-bit prescaler and feature 4 independent channels each for input capture/output  
compare, PWM or one pulse mode output. This gives up to 12 input captures / output  
compares / PWMs on the largest packages. They can work together with the Advanced  
Control Timer via the Timer Link feature for synchronization or event chaining.  
The counter can be frozen in debug mode.  
Any of the standard timers can be used to generate PWM outputs. Each of the timers has  
independent DMA request generations.  
11/67  
 复制成功!