欢迎访问ic37.com |
会员登录 免费注册
发布采购

ST92F150JDV1Q6 参数 Datasheet PDF下载

ST92F150JDV1Q6图片预览
型号: ST92F150JDV1Q6
PDF下载: 下载PDF文件 查看货源
内容描述: 8月16日- BIT单电压闪存单片机系列内存, E3 TMEMULATED EEPROM , CAN 2.0B和J1850 BLPD [8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM, E3 TMEMULATED EEPROM, CAN 2.0B AND J1850 BLPD]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 426 页 / 3830 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号ST92F150JDV1Q6的Datasheet PDF文件第77页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第78页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第79页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第80页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第82页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第83页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第84页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第85页  
ST92F124/F150/F250 - REGISTER AND MEMORY MAP  
Reset  
Doc.  
Page  
(Dec)  
Reg.  
No.  
Register  
Name  
Block  
Description  
Value  
Hex.  
Page  
R240  
R241  
R242  
R243  
R244  
R245  
R246  
R247  
R248  
R248  
R249  
R250  
R251  
R252  
R253  
R254  
R255  
R240  
R241  
R242  
R243  
R244  
R245  
R246  
R255  
R240  
R241  
R242  
R243  
R244  
R245  
R246  
R247  
R248  
R249  
R250  
R251  
R252  
R253  
R254  
R255  
RDCPR0  
RDAPR0  
Receiver DMA Transaction Counter Pointer  
Receiver DMA Source Address Pointer  
xx  
xx  
xx  
xx  
xx  
xx  
x0  
xx  
xx  
xx  
xx  
xx  
00  
xx  
xx  
03  
01  
C0  
xx  
xx  
xx  
00  
00  
00  
00  
xx  
xx  
xx  
xx  
FF  
FC  
FF  
FC  
80  
00  
80  
00  
00  
00  
00  
00  
226  
226  
226  
226  
228  
228  
228  
228  
230  
230  
231  
232  
233  
234  
234  
234  
235  
244  
247  
247  
245  
246  
248  
248  
246  
180  
180  
180  
180  
181  
181  
181  
181  
182  
182  
182  
182  
184  
184  
184  
184  
TDCPR0 Transmitter DMA Transaction Counter Pointer  
TDAPR0  
S_IVR0  
ACR0  
Transmitter DMA Destination Address Pointer  
Interrupt Vector Register  
Address/Data Compare Register  
Interrupt Mask Register  
IMR0  
S_ISR0  
RXBR0  
TXBR0  
IDPR0  
Interrupt Status Register  
24  
SCI-M  
Receive Buffer Register  
Transmitter Buffer Register  
Interrupt/DMA Priority Register  
Character Configuration Register  
Clock Configuration Register  
Baud Rate Generator High Reg.  
Baud Rate Generator Low Register  
Synchronous Input Control  
Synchronous Output Control  
SCI Status Register  
CHCR0  
CCR0  
BRGHR0  
BRGLR0  
SICR0  
SOCR0  
SCISR  
SCIDR  
SCIBRR  
SCICR1  
SCICR2  
SCIERPR  
SCIETPR  
SCICR3  
IC1HR0  
IC1LR0  
IC2HR0  
IC2LR0  
CHR0  
SCI Data Register  
SCI Baud Rate Register  
SCI Control Register 1  
26  
SCI-A*  
SCI Control Register 2  
SCI Extended Receive Prescaler Register  
SCI Extended Transmit Prescaler Register  
SCI Control Register 3  
Input Capture 1 High Register  
Input Capture 1 Low Register  
Input Capture 2 High Register  
Input Capture 2 Low Register  
Counter High Register  
CLR0  
Counter Low Register  
ACHR0  
ACLR0  
OC1HR0  
OC1LR0  
OC2HR0  
OC2LR0  
CR1_0  
CR2_0  
SR0  
Alternate Counter High Register  
Alternate Counter Low Register  
Output Compare 1 High Register  
Output Compare 1 Low Register  
Output Compare 2 High Register  
Output Compare 2 Low Register  
Control Register 1  
28  
EFT0*  
Control Register 2  
Status Register  
CR3_0  
Control Register 3  
81/426  
9
 复制成功!