欢迎访问ic37.com |
会员登录 免费注册
发布采购

ST92F150JDV1Q6 参数 Datasheet PDF下载

ST92F150JDV1Q6图片预览
型号: ST92F150JDV1Q6
PDF下载: 下载PDF文件 查看货源
内容描述: 8月16日- BIT单电压闪存单片机系列内存, E3 TMEMULATED EEPROM , CAN 2.0B和J1850 BLPD [8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM, E3 TMEMULATED EEPROM, CAN 2.0B AND J1850 BLPD]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 426 页 / 3830 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号ST92F150JDV1Q6的Datasheet PDF文件第58页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第59页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第60页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第61页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第63页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第64页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第65页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第66页  
ST92F124/F150/F250 - SINGLE VOLTAGE FLASH & E3 TM (EMULATED EEPROM)  
PROTECTION STRATEGY (Cont’d)  
Bit APEX can be temporarily disabled by execut-  
ing the Set Protection operation and writing 1 into  
NON VOLATILE PASSWORD (NVPWD1-0)  
this bit, but only if this write instruction is executed  
Address: 231FFF-231FFEh - Write Only  
Delivery value: 1111 1111 (FFh)  
from an internal memory (Flash and Test Flash ex-  
cluded).  
Bit APEE can be temporarily disabled by execut-  
ing the Set Protection operation and writing 1 into  
this bit, but only if this write instruction is executed  
from the memory itself to unprotect (E3 TM).  
7
6
5
4
3
2
1
0
PWD7 PWD6 PWD5 PWD4 PWD3 PWD2 PWD1 PWD0  
Bits APRO and APBR can be temporarily disabled  
through a direct write at NVAPR location, by over-  
writing at 1 these bits, but only if this write instruc-  
tion is executed from the memory itself to unpro-  
tect.  
Bit 7:0 = PWD[7:0]: Password bits 7:0 (Write On-  
ly).  
These bits must be programmed with the Non Vol-  
atile Password that must be provided with the Set  
Protection operation to disable (first write access)  
or to reenable (second write access) the test and  
EPB modes. The first write access fixes the pass-  
word value and resets the TMDIS bit of NVWPR  
(231FFDh). The second write access, with Pro-  
gram Data matching with NVPWD[1:0] content, re-  
sets the PWOK bit of NVWPR.  
To restore the access protections, reset the micro  
or execute another Set Protection operation by  
writing 0 to the desired bits.  
Note: To restore all the protections previously en-  
abled in the NVAPR or NVWPR register, read the  
corresponding register.  
When an internal memory (Flash, TestFlash or  
These two registers can be accessed only in write  
mode (a read access returns FFh).  
E
3 TM) is protected in access, also the data access  
through a DMA of a peripheral is forbidden (it re-  
turns FFh). To read data in DMA mode from a pro-  
tected memory, first it is necessary to temporarily  
unprotect that memory.  
3.5.2 Temporary Unprotection  
On user request the memory can be configured so  
as to allow the temporary unprotection also of all  
access protections bits of NVAPR (write protection  
bits of NVWPR are always temporarily unprotecta-  
ble).  
The temporary unprotection allows also to update  
a protected code.  
Refer to the following figures to manage the Test/  
EPB, Access and Write protection modes.  
62/426  
9
 复制成功!