欢迎访问ic37.com |
会员登录 免费注册
发布采购

M95640-WMN6TP 参数 Datasheet PDF下载

M95640-WMN6TP图片预览
型号: M95640-WMN6TP
PDF下载: 下载PDF文件 查看货源
内容描述: 32Kbit并为64Kbit串行SPI总线的EEPROM采用高速时钟 [32Kbit and 64Kbit Serial SPI Bus EEPROMs With High Speed Clock]
分类和应用: 内存集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 42 页 / 772 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号M95640-WMN6TP的Datasheet PDF文件第2页浏览型号M95640-WMN6TP的Datasheet PDF文件第3页浏览型号M95640-WMN6TP的Datasheet PDF文件第4页浏览型号M95640-WMN6TP的Datasheet PDF文件第5页浏览型号M95640-WMN6TP的Datasheet PDF文件第7页浏览型号M95640-WMN6TP的Datasheet PDF文件第8页浏览型号M95640-WMN6TP的Datasheet PDF文件第9页浏览型号M95640-WMN6TP的Datasheet PDF文件第10页  
M95640, M95320
SIGNAL DESCRIPTION
During all operations, V
CC
must be held stable and
within the specified valid range: V
CC
(min) to
V
CC
(max).
All of the input and output signals must be held
High or Low (according to voltages of V
IH
, V
OH
, V
IL
or V
OL
, as specified in
to
These signals are described next.
Serial Data Output (Q).
This output signal is
used to transfer data serially out of the device.
Data is shifted out on the falling edge of Serial
Clock (C).
Serial Data Input (D).
This input signal is used to
transfer data serially into the device. It receives in-
structions, addresses, and the data to be written.
Values are latched on the rising edge of Serial
Clock (C).
Serial Clock (C).
This input signal provides the
timing of the serial interface. Instructions, address-
es, or data present at Serial Data Input (D) are
latched on the rising edge of Serial Clock (C). Data
on Serial Data Output (Q) changes after the falling
edge of Serial Clock (C).
Chip Select (S).
When this input signal is High,
the device is deselected and Serial Data Output
(Q) is at high impedance. Unless an internal Write
cycle is in progress, the device will be in the Stand-
by Power mode. Driving Chip Select (S) Low se-
lects the device, placing it in the Active Power
mode.
After Power-up, a falling edge on Chip Select (S)
is required prior to the start of any instruction.
Hold (HOLD).
The Hold (HOLD) signal is used to
pause any serial communications with the device
without deselecting the device.
During the Hold condition, the Serial Data Output
(Q) is high impedance, and Serial Data Input (D)
and Serial Clock (C) are Don’t Care.
To start the Hold condition, the device must be se-
lected, with Chip Select (S) driven Low.
Write Protect (W).
The main purpose of this in-
put signal is to freeze the size of the area of mem-
ory that is protected against Write instructions (as
specified by the values in the BP1 and BP0 bits of
the Status Register).
This pin must be driven either High or Low, and
must be stable during all write operations.
6/42