欢迎访问ic37.com |
会员登录 免费注册
发布采购

M95040-WMN6TP/W 参数 Datasheet PDF下载

M95040-WMN6TP/W图片预览
型号: M95040-WMN6TP/W
PDF下载: 下载PDF文件 查看货源
内容描述: 4千位,千位2和1千位串行SPI总线的EEPROM与高速时钟 [4 Kbit, 2 Kbit and 1 Kbit Serial SPI bus EEPROM with high speed Clock]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 42 页 / 336 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号M95040-WMN6TP/W的Datasheet PDF文件第5页浏览型号M95040-WMN6TP/W的Datasheet PDF文件第6页浏览型号M95040-WMN6TP/W的Datasheet PDF文件第7页浏览型号M95040-WMN6TP/W的Datasheet PDF文件第8页浏览型号M95040-WMN6TP/W的Datasheet PDF文件第10页浏览型号M95040-WMN6TP/W的Datasheet PDF文件第11页浏览型号M95040-WMN6TP/W的Datasheet PDF文件第12页浏览型号M95040-WMN6TP/W的Datasheet PDF文件第13页  
M95040, M95020, M95010
Signal description
2.6
Write Protect (W)
This input signal is used to control whether the memory is write protected. When Write
Protect (W) is held Low, writes to the memory are disabled, but other operations remain
enabled. Write Protect (W) must either be driven High or Low, but must not be left floating.
2.7
V
SS
ground
V
SS
is the reference for the V
CC
supply voltage.
2.8
Supply voltage (V
CC
)
V
CC
is the supply voltage.
2.8.1
Operating supply voltage V
CC
Prior to selecting the memory and issuing instructions to it, a valid and stable V
CC
voltage
within the specified [V
CC
(min), V
CC
(max)] range must be applied (see
and
In order to secure a stable DC supply voltage, it is recommended to decouple the
V
CC
line with a suitable capacitor (usually of the order of 10nF to 100nF) close to the
V
CC
/V
SS
package pins.
This voltage must remain stable and valid until the end of the transmission of the instruction
and, for a Write instruction, until the completion of the internal write cycle (t
W
).
2.8.2
Power-up conditions
When the power supply is turned on, V
CC
rises from V
SS
to V
CC
. During this time, the Chip
Select (S) signal is not allowed to float and must follow the V
CC
voltage. The S line should
therefore be connected to V
CC
via a suitable pull-up resistor.
In addition, the Chip Select (S) input offers a built-in safety feature, as it is both edge
sensitive and level sensitive. Practically this means that after power-up, the device cannot
become selected until a falling edge has first been detected on Chip Select (S). So the Chip
Select (S) signal must first have been High, and then gone Low before the first operation can
be started.
2.8.3
Internal device reset
In order to prevent inadvertent Write operations during Power-up, a Power On Reset (POR)
circuit is included. At Power-up (continuous rise of V
CC
), the device will not respond to any
instruction until V
CC
has reached the Power On Reset threshold voltage (this threshold is
lower than the minimum V
CC
operating voltage defined in
9/42