M74HC4028
BCD TO DECIMAL DECODER
s
s
s
s
s
s
s
HIGH SPEED:
t
PD
= 20ns (TYP.) at V
CC
= 6V
LOW POWER DISSIPATION:
I
CC
= 4µA(MAX.) at T
A
=25°C
HIGH NOISE IMMUNITY:
V
NIH
= V
NIL
= 28 % V
CC
(MIN.)
SYMMETRICAL OUTPUT IMPEDANCE:
|I
OH
| = I
OL
= 4mA (MIN)
BALANCED PROPAGATION DELAYS:
t
PLH
≅
t
PHL
WIDE OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 2V to 6V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 4028
DIP
SOP
TSSOP
ORDER CODES
PACKAGE
DIP
SOP
TSSOP
TUBE
M74HC4028B1R
M74HC4028M1R
T&R
M74HC4028RM13TR
M74HC4028TTR
DESCRIPTION
The M74HC4028 is an high speed CMOS BCD
TO DECIMAL DECODER fabricated with silicon
gate C
2
MOS technology.
A BCD code applied to the four inputs (A to D)
provides a high level at the selected one of the
decimal decoded outputs. An illegal BCD code
such as eleven to fifteen gives a low level at all
outputs. The device also can be used as 3 TO 8
LINE DECODER, when D input is assigned as a
disable input.
The device is useful for code conversion, address
decoding, memory selection, demultiplexing, or
read out decoding.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
August 2001
1/9
STMICROELECTRONICS [ STMICROELECTRONICS ]
