欢迎访问ic37.com |
会员登录 免费注册
发布采购

SST89E516RD2-40-C-NJE 参数 Datasheet PDF下载

SST89E516RD2-40-C-NJE图片预览
型号: SST89E516RD2-40-C-NJE
PDF下载: 下载PDF文件 查看货源
内容描述: FlashFlex MCU [FlashFlex MCU]
分类和应用: 外围集成电路微控制器PC时钟
文件页数/大小: 81 页 / 832 K
品牌: SST [ SILICON STORAGE TECHNOLOGY, INC ]
 浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第2页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第3页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第4页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第5页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第6页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第7页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第8页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第9页  
FlashFlex MCU  
SST89E516RD2 / SST89E516RD  
SST89V516RD2 / SST89V516RD  
Data Sheet  
FEATURES:  
8-bit 8051-Compatible Microcontroller (MCU)  
with Embedded SuperFlash Memory  
Ten Interrupt Sources at 4 Priority Levels  
– Four External Interrupt Inputs  
– Fully Software Compatible  
– Development Toolset Compatible  
– Pin-For-Pin Package Compatible  
SST89E516RD2 Operation  
– 0 to 40 MHz at 5V  
SST89V516RD2 Operation  
– 0 to 33 MHz at 3V  
Programmable Watchdog Timer (WDT)  
Programmable Counter Array (PCA)  
Four 8-bit I/O Ports (32 I/O Pins) and  
One 4-bit Port  
Second DPTR register  
Low EMI Mode (Inhibit ALE)  
SPI Serial Interface  
Standard 12 Clocks per cycle, the device has an  
option to double the speed to 6 clocks per cycle.  
TTL- and CMOS-Compatible Logic Levels  
Brown-out Detection  
Low Power Modes  
– Power-down Mode with External Interrupt Wake-up  
– Idle Mode  
Temperature Ranges:  
1 KByte Internal RAM  
Dual Block SuperFlash EEPROM  
– 64 KByte primary block +  
8 KByte secondary block  
(128-Byte sector size for both blocks)  
– Individual Block Security Lock with SoftLock  
– Concurrent Operation during  
In-Application Programming (IAP)  
– Memory Overlay for Interrupt Support during IAP  
Support External Address Range up to 64  
KByte of Program and Data Memory  
Three High-Current Drive Ports (16 mA each)  
Three 16-bit Timers/Counters  
– Commercial (0°C to +70°C)  
– Industrial (-40°C to +85°C)  
Packages Available  
– 40-contact WQFN (Port 4 feature not available)  
– 44-lead PLCC  
Full-Duplex, Enhanced UART  
– 40-pin PDIP (Port 4 feature not available)  
– 44-lead TQFP  
– Framing Error Detection  
– Automatic Address Recognition  
All non-Pb (lead-free) devices are RoHS compliant  
PRODUCT DESCRIPTION  
The SST89E516RDx and SST89V516RDx are members  
of the FlashFlex family of 8-bit microcontroller products  
designed and manufactured with SST’s patented and pro-  
prietary SuperFlash CMOS semiconductor process tech-  
nology. The split-gate cell design and thick-oxide tunneling  
injector offer significant cost and reliability benefits for SST’s  
customers. The devices use the 8051 instruction set and  
are pin-for-pin compatible with standard 8051 microcontrol-  
ler devices.  
In addition to the 72 KByte of EEPROM program memory  
on-chip and 1024 x8 bits of on-chip RAM, the devices can  
address up to 64 KByte of external program memory  
andup to 64 KByte of external RAM.  
The flash memory blocks can be programmed via a stan-  
dard 87C5x OTP EPROM programmer fitted with a special  
adapter and the firmware for SST’s devices. During power-  
on reset, the devices can be configured as either a slave to  
an external host for source code storage or a master to an  
external host for an in-application programming (IAP) oper-  
ation. The devices are designed to be programmed in-sys-  
tem and in-application on the printed circuit board for  
maximum flexibility. The devices are pre-programmed with  
an example of the bootstrap loader in the memory, demon-  
strating the initial user program code loading or subsequent  
user code updating via the IAP operation. The sample  
bootstrap loader is available for the user’s reference and  
convenience only; SST does not guarantee its functionality  
or usefulness. Chip-Erase or Block-Erase operations will  
erase the pre-programmed sample code.  
The devices come with 72 KByte of on-chip flash  
EEPROM program memory which is partitioned into 2  
independent program memory blocks. The primary Block 0  
occupies 64 KByte of internal program memory space and  
the secondary Block 1 occupies 8 KByte of internal pro-  
gram memory space.  
The 8-KByte secondary block can be mapped to the lowest  
location of the 64 KByte address space; it can also be hid-  
den from the program counter and used as an independent  
EEPROM-like data memory.  
©2007 Silicon Storage Technology, Inc.  
The SST logo, SuperFlash, and FlashFlex are registered trademarks of Silicon Storage Technology, Inc.  
These specifications are subject to change without notice.  
S71273-03-000  
1
1/07