欢迎访问ic37.com |
会员登录 免费注册
发布采购

SST25VF064C-80-4C-S3CE 参数 Datasheet PDF下载

SST25VF064C-80-4C-S3CE图片预览
型号: SST25VF064C-80-4C-S3CE
PDF下载: 下载PDF文件 查看货源
内容描述: 64兆位的SPI串行双I / O闪存 [64 Mbit SPI Serial Dual I/O Flash]
分类和应用: 闪存
文件页数/大小: 31 页 / 903 K
品牌: SST [ SILICON STORAGE TECHNOLOGY, INC ]
 浏览型号SST25VF064C-80-4C-S3CE的Datasheet PDF文件第4页浏览型号SST25VF064C-80-4C-S3CE的Datasheet PDF文件第5页浏览型号SST25VF064C-80-4C-S3CE的Datasheet PDF文件第6页浏览型号SST25VF064C-80-4C-S3CE的Datasheet PDF文件第7页浏览型号SST25VF064C-80-4C-S3CE的Datasheet PDF文件第9页浏览型号SST25VF064C-80-4C-S3CE的Datasheet PDF文件第10页浏览型号SST25VF064C-80-4C-S3CE的Datasheet PDF文件第11页浏览型号SST25VF064C-80-4C-S3CE的Datasheet PDF文件第12页  
64 Mbit SPI Serial Dual I/O Flash
SST25VF064C
Data Sheet
Block Protection (BP3,BP2, BP1, BP0)
The Block-Protection (BP3, BP2, BP1, BP0) bits define the
size of the memory area, as shown in Table 5, to be soft-
ware protected against any memory Write (Program or
Erase) operation. The Write-Status-Register (WRSR)
instruction is used to program the BP3, BP2, BP1 and BP0
bits as long as WP# is high or the Block-Protect-Lock
(BPL) bit is 0. Chip-Erase can only be executed if Block-
Protection bits are all 0. After power-up, BP3, BP2, BP1
and BP0 are set to the defaults specified in Table 5.
Block Protection Lock-Down (BPL)
WP# pin driven low (V
IL
), enables the Block-Protection-
Lock-Down (BPL) bit. When BPL is set to 1, it prevents any
further alteration of the BPL, BP3, BP2, BP1, and BP0 bits.
When the WP# pin is driven high (V
IH
), the BPL bit has no
effect and its value is “Don’t Care”. After power-up, the BPL
bit is reset to 0.
Security ID Status (SEC)
The Security ID Status (SEC) bit indicates when the Secu-
rity ID space is locked to prevent a Write command. The
SEC is ‘1’ after the host issues a Lockout SID command.
Once the host issues a Lockout SID command, the SEC bit
can never be reset to ‘0.’
TABLE 5: Software Status Register Block Protection
FOR
SST25VF064C
Status Register Bit
1
Protection Level
None
Upper 1/128
Upper 1/64
Upper 1/32
Upper 1/16
Upper 1/8
Upper 1/4
Upper 1/2
All Blocks
All Blocks
All Blocks
All Blocks
All Blocks
All Blocks
All Blocks
All Blocks
BP3
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
BP2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
BP1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
BP0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Protected Memory Address
64 Mbit
None
7F0000H-7FFFFFH
7E0000H-7FFFFFH
7C0000H-7FFFFFH
780000H-7FFFFFH
700000H-7FFFFFH
600000H-7FFFFFH
400000H-7FFFFFH
000000H-7FFFFFH
000000H-7FFFFFH
000000H-7FFFFFH
000000H-7FFFFFH
000000H-7FFFFFH
000000H-7FFFFFH
000000H-7FFFFFH
000000H-7FFFFFH
T5.0 1392
1. Default at power-up for BP3, BP2, BP1, and BP0 is ‘1111’. (All Blocks Protected)
©2010 Silicon Storage Technology, Inc.
S71392-04-000
04/10
8