2 Mbit SPI Serial Flash
SST25VF020B
Data Sheet
Read (33 MHz)
The Read instruction, 03H, supports up to 33 MHz Read.
The device outputs the data starting from the specified
address location. The data output stream is continuous
through all addresses until terminated by a low to high tran-
sition on CE#. The internal address pointer will automati-
cally increment until the highest memory address is
reached. Once the highest memory address is reached,
the address pointer will automatically increment to the
beginning (wrap-around) of the address space. Once the
data from address location 3FFFFH has been read, the
next output will be from address location 000000H.
The Read instruction is initiated by executing an 8-bit com-
mand, 03H, followed by address bits [A
23
-A
0
]. CE# must
remain active low for the duration of the Read cycle. See
Figure 5 for the Read sequence.
CE#
MODE 3
0 1 2 3 4 5 6 7 8
15 16
23 24
31 32
39 40
47
48
55 56
63 64
70
SCK
MODE 0
SI
MSB
SO
03
ADD.
MSB
HIGH IMPEDANCE
ADD.
ADD.
N
D
OUT
MSB
1417 ReadSeq.0
N+1
D
OUT
N+2
D
OUT
N+3
D
OUT
N+4
D
OUT
FIGURE 5: Read Sequence
©2010 Silicon Storage Technology, Inc.
S71417-02-000
04/10
9
SST [ SILICON STORAGE TECHNOLOGY, INC ]
