Preliminary
SL23EP08
Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer (ZDB)
Key Features
Description
The SL23EP08 is a low skew, low jitter and low power
Zero Delay Buffer (ZDB) designed to produce up to eight
(8) clock outputs from one (1) reference input clock, for
high speed clock distribution applications.
x
x
x
10 to 220 MHz operating frequency range
Low output clock skew: 70ps-typ
Low output clock Jitter: 50 ps-typ
- 50 ps-typ at 166MHz, CL=15pF and VDD=3.3V
- 75 ps-typ at 166MHz, CL=15pF and VDD=2.5V
Low part-to-part output skew: 150 ps-typ
3.3V to 2.5V power supply range
The product has an on-chip PLL and a feedback pin (FBK)
which can be used to obtain feedback from any one of the
output clocks. The SL23EP08 has two (2) clock driver
banks each with four (4) clock outputs. These outputs are
controlled by two (2) select input pins S1 and S2. When
only four (4) outputs are needed, bank-B output clock
buffers can be tri-stated to reduce power dissipation and
jitter. The select inputs can also be used to tri-state both
banks A and B or drive them directly from the input
bypassing the PLL and making the product behave like a
Non-Zero Delay Buffer (NZDB). The SL23EP08 offers
various X/2,1X, 2X and 4x frequency options at the output
clocks. Refer to the “Product Configuration Table” for the
details.
x
x
x
Low power dissipation:
x
x
- 22 mA-typ at 66MHz and VDD=3.3V
- 20 mA-typ at 66MHz and VDD=2.5V
One input drives 8 outputs
x
x
x
x
x
x
Multiple configurations and drive options
Select mode to bypass PLL or tri-state outputs
SpreadThru™ PLL that allows use of SSCG
Available in 16-pin SOIC and TSSOP packages
Available in Commercial and Industrial grades
The SL23EP08-1H, -2H and 5H versions operates up to
220 MHz and SL23EP08-1, -2, -3 and -4 versions operate
up to 133 MHz with CL=15pF output load.
Applications
Benefits
x
x
x
x
x
Printers, MFPs and Digital Copiers
PCs and Work Stations
x
x
Up to eight (8) distribution of input clock
Routers, Switchers and Servers
Datacom and Telecom
Standard and High-Dirive levels to control
impedance level, frequency range and EMI
x
Low skew, jitter and power dissipation
High-Speed Digital Embeded Systems
Block Diagram
/2
Low Power and
Low Jitter
PLL
(Divider for -3 and -4)
CLKIN
/2
MUX
FBK
(Divider for -5H only)
CLKA1
CLKA2
CLKA3
CLKA4
S2
S1
Input Selection
Decoding Logic
/2
(Divider for -2, -2H and -3)
CLKB1
CLKB2
CLKB3
CLKB4
2
2
VDD
GND
Rev 1.4, May 28, 2007
Page 1 of 18
2200 Laurelwood Road, Santa Clara, CA 95054 Tel: (408) 855-0555 Fax: (408) 855-0550 www.SpectraLinear.com
SPECTRALINEAR [ SPECTRALINEAR INC ]
