SL2304NZ
General Description
Output Clock Skew
The SL2304NZ is a low skew, jitter and power fanout
Buffer designed to produce up to four (4) clock outputs
from one (1) reference input clock, for high speed clock
distribution, including PCI/PCI-X applications.
All outputs should drive the similar load to achieve output-
to-output skew and input-to-output delay specifications as
given in the switching electrical tables.
Power Supply Range (VDD)
Input and output Frequency Range
The SL2304NZ is designed to operate 3.3V+/-10% (3.63V-
max to 2.97V-min) VDD power supply range. An internal
on-chip voltage regulator is used to provide to constant
power supply of 1.8V, leading to a consistent and stable
electrical performance in terms of skew and jitter. The
SL2304NZ I/O is powered by using VDD.
The input and output frequency is the same (1x) for
SL2304NZ-1 and SL2304NZ-1Z and operates from DC
to 160MHz clock range with up to 25pF output load.
OE (Output Enable) Function
The only difference between SL2304-1 and SL2304NZ-
1Z is the OE logic implementation. When OE=0,
SL2404NZ-1 outputs are disabled and outputs are at
Logic Low. In the case of SL2304NZ-1Z the outputs are
at High-Z. Refer to the Available OE Logic Configuration
Table. 1 below.
Refer to SL23EP04NZ products for DC to 220MHz-max
frequency range, 2.5V to 3.3V power supply operation,
improved skew, jitter and higher drive options.
Contact SLI for 1.8V power supply Fan-Out Buffer and
ZDB products.
SL2304NZ-1
SL2304NZ-1Z
CLKOUT [1:4]
CLKIN (Pin-1)
OE (Pin-2)
CLKOUT [1:4]
Low
High
Low
High
Low
Low
High
High
Low
Low
Low
High
High-Z
High-Z
Low
High
Table 1. Available SL2304 CLKIN and OE Logic Configurations
Rev 1.3, May 16, 2007
Page 3 of 9