欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY2SSTU877BVXC-32 参数 Datasheet PDF下载

CY2SSTU877BVXC-32图片预览
型号: CY2SSTU877BVXC-32
PDF下载: 下载PDF文件 查看货源
内容描述: 1.8V , 500MHz的10 -输出符合JEDEC标准零延迟缓冲器 [1.8V, 500MHz 10-Output JEDEC-Compliant Zero Delay Buffer]
分类和应用: 逻辑集成电路驱动
文件页数/大小: 8 页 / 136 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY2SSTU877BVXC-32的Datasheet PDF文件第1页浏览型号CY2SSTU877BVXC-32的Datasheet PDF文件第2页浏览型号CY2SSTU877BVXC-32的Datasheet PDF文件第4页浏览型号CY2SSTU877BVXC-32的Datasheet PDF文件第5页浏览型号CY2SSTU877BVXC-32的Datasheet PDF文件第6页浏览型号CY2SSTU877BVXC-32的Datasheet PDF文件第7页浏览型号CY2SSTU877BVXC-32的Datasheet PDF文件第8页  
CY2SSTU877  
Absolute Maximum Conditions  
Parameter  
VIN  
Description  
Input Voltage Range  
Condition  
Min.  
–0.5  
–0.5  
–65  
Max.  
VDDQ + 0.5  
VDDQ + 0.5  
150  
Unit  
V
VOUT  
TS  
Output Voltage Range  
Storage Temperature  
V
°C  
V
VCC, AVCC Supply Voltage Range  
–0.5  
–50  
2.5  
IIK  
IOK  
IO  
Input Clamp Current  
50  
mA  
mA  
mA  
mA  
Output Clamp Current  
–50  
50  
Continuous Output Current  
Continuous Current through VDD/GND  
–50  
50  
–100  
100  
DC Electrical Specifications  
Parameter  
VIK  
Description  
Conditions  
Min.  
Max.  
Unit  
Input Clamping Voltage  
II = –18 mA  
–1.2  
V
V
V
V
V
V
V
VOD  
VOX  
VIX  
Output Differential Voltage  
0.5  
VDDQ/2 – 0.08  
(VDDQ/2) – 0.15  
0.3  
Output Differential Crossing Voltage  
Input Differential Crossing Voltage  
Input Differential Voltage (DC Values)  
Input Differential Voltage (AC Values)  
Input Low Voltage  
VDDQ/2 + 0.08  
(VDDQ/2) + 0.15  
VDDQ + 0.4  
V
ID DC  
ID AC  
V
0.6  
VDDQ + 0.4  
VIL  
(OE, OS, CLK_INT,  
CLK_INC)  
0.35 * VDDQ  
VIH  
VOL  
Input High Voltage  
Output Low Voltage  
(OE, OS, CLK_INT,  
CLK_INC)  
0.65 * VDDQ  
V
IOL = 100 PA  
0.1  
0.6  
V
V
I
OL = 9 mA  
VOH  
Output High Voltage  
IOH = –100 PA  
VDDQ – 0.2  
1.1  
V
IOH = –9 mA  
V
IIH  
Input High Current  
VIN = VDDQ or GND  
VIN = VDDQor GND  
–250  
–10  
250  
10  
PA  
PA  
PA  
IIL  
Input Low Current  
IODL  
Output disabled low current  
VODL= 100 mV  
OE = GND  
100  
IDDLD  
Static Supply current  
IDDQ + IADD, CLK_INT =  
CLK_INC = GND  
500  
PA  
IDD  
Dynamic Supply Current  
Output High Current  
Output Low Current  
Input Capacitance  
CL = 0 @ 270 MHz  
300  
–9  
9
mA  
mA  
mA  
pF  
IOH  
IOL  
CIN  
COUT  
(Input Capacitance of  
CLK_INT, CLK_INC,  
FB_INT, FB_INC) VI =  
2
3
pF  
VDDQ or GND  
CIN(DELTA)  
Ci(delta) (CLK_INT,  
CLK_INC, FB_INT,  
FB_INC) VI = VDDQ or  
GND  
–0.25  
0.25  
pF  
Rev 1.0,November 21, 2006  
Page 3 of 8