CY28RS480
Pin Description
Pin No.
41,40,45,44
50
Name
CPUT/C
PCI0
Type
Description
O, DIF Differential CPU clock outputs. AMD K8 buffer (200 Mhz).
O
I
33 MHz clock output.
37
IREF
A precision resistor attached to this pin is connected to the internal current
reference.
52, 53, 54
7
REF[2:0]
SCLK
O, SE 14.318 MHz REF clock output. Intel£ Type-5 buffer.
I,PU SMBus-compatible SCLOCK.This pin has an internal pull-up, but is tri-stated in
power-down.
8
SDATA
I/O,PU SMBus-compatible SDATA.This pin has an internal pull-up, but is tri-stated in
power-down.
27, 28, 30, 29
SRCST/C[1:0]
SRCT/C[5:0]
O, DIF Differentials Selectable serial reference clock. Intel Type-X buffer.
Includes overclock support through SMBUS
12, 13, 16,
17, 18, 19,
22, 23, 24,
25, 34, 33
O, DIF 100 MHz differential serial reference clock. Intel Type-X buffer.
10,11
CLKREQ#[0:1]
I, SE, Output Enable control for SRCT/C. Output enable control required by Minicard
PD specification. This pin has an internal pull-down.
0 = Selected SRC outputs are enabled, 1 = Selected SRC outputs are disabled
4
47
USB_48
HTT66
O, SE 48 MHz clock output. Intel Type-3A buffer.
O, SE 66 MHz clock output. Intel Type-5 buffer.
PWR 3.3V power supply for USB outputs
PWR 3.3V power supply for CPU outputs
PWR 3.3V power supply for PCI outputs
PWR 3.3V power supply for REF outputs
PWR 3.3V power supply for Hyper Transport outputs
PWR 3.3V power supply for SRC outputs
PWR 3.3V power supply for SRC outputs
PWR 3.3V power supply for SRCS outputs
PWR 3.3V Analog Power for PLLs
GND Ground for USB outputs
3
VDD_48
VDD_CPU
VDD_PCI
VDD_REF
VDD_HTT
VDD_SRC
VDD_SRC1
VDD_SRCS
VDDA
43
51
56
48
14, 21
35
32
39
5
VSS_48
42
VSS_CPU
VSS_PCI
VSS_REF
VSS_SRC
VSS_SRC1
VSS_SRCS
VSS_HTT
VSSA
GND Ground for CPU outputs
49
GND Ground for PCI outputs
55
GND Ground for REF outputs
15, 20, 26
36
GND Ground for SRC outputs
GND Ground for SRC outputs
31
GND Ground for SRCS outputs
46
GND Ground for HyperTransport outputs
GND Analog Ground
38
1
XIN
I
14.318-MHz Crystal Input
14.318-MHz Crystal Output
No Connects
2
XOUT
O
6, 9
NC
Rev 1.0,November 22, 2006
Page 2 of 14