欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28RS480ZXC 参数 Datasheet PDF下载

CY28RS480ZXC图片预览
型号: CY28RS480ZXC
PDF下载: 下载PDF文件 查看货源
内容描述: 时钟发生器为ATI RS480芯片组 [Clock Generator for ATI RS480 Chipset]
分类和应用: 时钟发生器
文件页数/大小: 14 页 / 144 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28RS480ZXC的Datasheet PDF文件第6页浏览型号CY28RS480ZXC的Datasheet PDF文件第7页浏览型号CY28RS480ZXC的Datasheet PDF文件第8页浏览型号CY28RS480ZXC的Datasheet PDF文件第9页浏览型号CY28RS480ZXC的Datasheet PDF文件第10页浏览型号CY28RS480ZXC的Datasheet PDF文件第11页浏览型号CY28RS480ZXC的Datasheet PDF文件第13页浏览型号CY28RS480ZXC的Datasheet PDF文件第14页  
CY28RS480  
Test and Measurement Set-up  
For PCI Single-ended Signals and Reference  
The following diagram shows the test load configurations for  
the single-ended PCI, USB, and REF output signals.  
Measurement  
Point  
ꢃꢄ:  
ꢃꢄ:  
ꢁꢂ:  
5pF  
PCI/  
USB  
Measurement  
Point  
ꢁꢂ:  
5pF  
Measurement  
Point  
5pF  
ꢃꢄ:  
ꢃꢄ:  
ꢃꢄ:  
ꢂꢂ:  
Measurement  
Point  
5pF  
ꢂꢂ:  
REF  
Measurement  
Point  
ꢂꢂ:  
5pF  
Figure 4. Single-ended Load Configuration  
For Differential CPU and SRC Output Signals  
The following diagram shows the test load configuration for the  
differential SRC outputs.  
M e a s u re m e n t  
P o in t  
ꢁ ꢄ ꢄ ꢀ:  
ꢅ ꢅ :  
S R C T  
ꢆ ꢇ ꢈꢇ :  
2 p F  
M e a s u re m e n t  
P o in t  
2 p F  
ꢁ ꢄ ꢄ ꢀ:  
ꢅ ꢅ :  
S R C C  
IR E F  
ꢆ ꢇ ꢈꢇ :  
ꢆ ꢉ ꢊ :  
Figure 5. 0.7V Load Configuration  
3 .3 V s ig n a ls  
T D C  
-
-
3 .3 V  
2 .4 V  
1 .5 V  
0 .4 V  
0 V  
T R  
T F  
Figure 6. Single-ended Output Signals (for AC Parameters Measurement)  
Rev 1.0,November 22, 2006  
Page 12 of 14  
 复制成功!