CY28410
Test and Measurement Set-up
For PCI Single-ended Signals and Reference
The following diagram shows the test load configurations for
the single-ended PCI, USB, and REF output signals.
Measurement
Point
ꢂꢃ:
ꢂꢃ:
ꢀꢁ:
5pF
PCI/
USB
Measurement
Point
ꢀꢁ:
5pF
Measurement
Point
5pF
ꢂꢃ:
ꢂꢃ:
ꢂꢃ:
ꢀꢁ:
Measurement
Point
5pF
ꢀꢁ:
REF
Measurement
Point
ꢀꢁ:
5pF
Figure 7. Single-ended Load Configuration
For Differential CPU, SRC and DOT96 Output Signals
The following diagram shows the test load configuration for the
differential CPU and SRC outputs.
M e a s u re m e n t
P o in t
ꢄ ꢄ :
C P U T
S R C T
D O T 9 6 T
2 p F
ꢅ ꢆ ꢇꢆ :
ꢀ ꢃ ꢃ : ꢊD iffe re n tia l
M e a s u re m e n t
P o in t
2 p F
ꢄ ꢄ :
C P U C
S R C C
D O T 9 6 C
IR E F
ꢅ ꢆ ꢇꢆ :
ꢅ ꢈ ꢉ :
Figure 8. 0.7V Single-ended Load Configuration
3 .3 V s ig n a ls
T D C
-
-
3 .3 V
2 .4 V
1 .5 V
0 .4 V
0 V
T R
T F
Figure 9. Single-ended Output Signals (for AC Parameters Measurement)
Rev 1.0,November 21, 2006
Page 15 of 17