欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM29F010B70EC 参数 Datasheet PDF下载

AM29F010B70EC图片预览
型号: AM29F010B70EC
PDF下载: 下载PDF文件 查看货源
内容描述: 1兆位( 128千×8位) CMOS 5.0伏只,统一部门快闪记忆体 [1 Megabit (128 K x 8-bit) CMOS 5.0 Volt-only, Uniform Sector Flash Memory]
分类和应用:
文件页数/大小: 35 页 / 821 K
品牌: SPANSION [ SPANSION ]
 浏览型号AM29F010B70EC的Datasheet PDF文件第15页浏览型号AM29F010B70EC的Datasheet PDF文件第16页浏览型号AM29F010B70EC的Datasheet PDF文件第17页浏览型号AM29F010B70EC的Datasheet PDF文件第18页浏览型号AM29F010B70EC的Datasheet PDF文件第20页浏览型号AM29F010B70EC的Datasheet PDF文件第21页浏览型号AM29F010B70EC的Datasheet PDF文件第22页浏览型号AM29F010B70EC的Datasheet PDF文件第23页  
tional sectors are selected for erasure, the entire time-  
out also applies after each additional sector erase com-  
mand. When the time-out is complete, DQ3 switches  
from “0” to “1.” The system may ignore DQ3 if the sys-  
tem can guarantee that the time between additional  
sector erase commands will always be less than 50 µs.  
See also the “Sector Erase Command Sequence”  
section.  
DQ5: Exceeded Timing Limits  
DQ5 indicates whether the program or erase time has  
exceeded a specified internal pulse count limit. Under  
these conditions DQ5 produces a “1.” This is a failure  
condition that indicates the program or erase cycle was  
not successfully completed.  
The DQ5 failure condition may appear if the system  
tries to program a “1” to a location that is previously  
programmed to “0.” Only an erase operation can  
change a “0” back to a “1.” Under this condition, the  
device halts the operation, and when the operation has  
exceeded the timing limits, DQ5 produces a “1.”  
After the sector erase command sequence is written,  
the system should read the status on DQ7 (Data# Poll-  
ing) or DQ6 (Toggle Bit I) to ensure the device has  
accepted the command sequence, and then read DQ3.  
If DQ3 is “1”, the internally controlled erase cycle has  
begun; all further commands are ignored until the  
erase operation is complete. If DQ3 is “0”, the device  
will accept additional sector erase commands. To en-  
sure the command has been accepted, the system  
software should check the status of DQ3 prior to and  
following each subsequent sector erase command. If  
DQ3 is high on the second status check, the last com-  
mand might not have been accepted. Table 5 shows  
the outputs for DQ3.  
Under both these conditions, the system must issue  
the reset command to return the device to reading  
array data.  
DQ3: Sector Erase Timer  
After writing a sector erase command sequence, the  
system may read DQ3 to determine whether or not an  
erase operation has begun. (The sector erase timer  
does not apply to the chip erase command.) If addi-  
Table 5. Write Operation Status  
DQ7  
DQ5  
Operation  
(Note 1)  
DQ6  
Toggle  
(Note 2)  
DQ3  
N/A  
1
Standard  
Mode  
Embedded Program Algorithm  
Embedded Erase Algorithm  
DQ7#  
0
0
0
0
1
Toggle  
Erase  
Reading within Erase Suspended Sector  
No toggle  
N/A  
Suspend  
Mode  
Reading within Non-Erase Suspended Sector  
Data  
Data  
Data  
Data  
Notes:  
1. DQ7 requires a valid address when reading status information. Refer to the appropriate subsection for further details.  
2. DQ5 switches to ‘1’ when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits.  
See “DQ5: Exceeded Timing Limits” for more information.  
18  
Am29F010B  
November 18, 2002  
 复制成功!