欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM29DL640H70WHI 参数 Datasheet PDF下载

AM29DL640H70WHI图片预览
型号: AM29DL640H70WHI
PDF下载: 下载PDF文件 查看货源
内容描述: 64兆位(8M ×8位/ 4米x 16位) CMOS 3.0伏只,同步读/写闪存 [64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory]
分类和应用: 闪存存储内存集成电路
文件页数/大小: 54 页 / 1243 K
品牌: SPANSION [ SPANSION ]
 浏览型号AM29DL640H70WHI的Datasheet PDF文件第27页浏览型号AM29DL640H70WHI的Datasheet PDF文件第28页浏览型号AM29DL640H70WHI的Datasheet PDF文件第29页浏览型号AM29DL640H70WHI的Datasheet PDF文件第30页浏览型号AM29DL640H70WHI的Datasheet PDF文件第32页浏览型号AM29DL640H70WHI的Datasheet PDF文件第33页浏览型号AM29DL640H70WHI的Datasheet PDF文件第34页浏览型号AM29DL640H70WHI的Datasheet PDF文件第35页  
DQ6 also toggles during the erase-suspend-program  
mode, and stops toggling once the Embedded Pro-  
gram algorithm is complete.  
RY/BY#: Ready/Busy#  
The RY/BY# is a dedicated, open-drain output pin  
which indicates whether an Embedded Algorithm is in  
progress or complete. The RY/BY# status is valid after  
the rising edge of the final WE# pulse in the command  
sequence. Since RY/BY# is an open-drain output, sev-  
eral RY/BY# pins can be tied together in parallel with a  
Table 13 shows the outputs for Toggle Bit I on DQ6.  
Figure 7 shows the toggle bit algorithm. Figure 23 in  
the “AC Characteristics” section shows the toggle bit  
timing diagrams. Figure 24 shows the differences be-  
tween DQ2 and DQ6 in graphical form. See also the  
subsection on DQ2: Toggle Bit II.  
pull-up resistor to VCC  
.
If the output is low (Busy), the device is actively eras-  
ing or programming. (This includes programming in  
the Erase Suspend mode.) If the output is high  
(Ready), the device is in the read mode, the standby  
mode, or one of the banks is in the erase-sus-  
pend-read mode.  
START  
Read Byte  
(DQ7–DQ0)  
Address =VA  
Table 13 shows the outputs for RY/BY#.  
DQ6: Toggle Bit I  
Toggle Bit I on DQ6 indicates whether an Embedded  
Program or Erase algorithm is in progress or com-  
plete, or whether the device has entered the Erase  
Suspend mode. Toggle Bit I may be read at any ad-  
dress, and is valid after the rising edge of the final  
WE# pulse in the command sequence (prior to the  
program or erase operation), and during the sector  
erase time-out.  
Read Byte  
(DQ7–DQ0)  
Address =VA  
No  
Toggle Bit  
= Toggle?  
During an Embedded Program or Erase algorithm op-  
eration, successive read cycles to any address cause  
DQ6 to toggle. The system may use either OE# or  
CE# to control the read cycles. When the operation is  
complete, DQ6 stops toggling.  
Yes  
No  
DQ5 = 1?  
Yes  
After an erase command sequence is written, if all  
sectors selected for erasing are protected, DQ6 tog-  
gles for approximately 100 µs, then returns to reading  
array data. If not all selected sectors are protected, the  
Embedded Erase algorithm erases the unprotected  
sectors, and ignores the selected sectors that are pro-  
tected.  
Read Byte Twice  
(DQ7–DQ0)  
Address = VA  
The system can use DQ6 and DQ2 together to deter-  
mine whether a sector is actively erasing or is  
erase-suspended. When the device is actively erasing  
(that is, the Embedded Erase algorithm is in progress),  
DQ6 toggles. When the device enters the Erase Sus-  
pend mode, DQ6 stops toggling. However, the system  
must also use DQ2 to determine which sectors are  
erasing or erase-suspended. Alternatively, the system  
can use DQ7 (see the subsection on DQ7: Data# Poll-  
ing).  
Toggle Bit  
= Toggle?  
No  
Yes  
Program/Erase  
Operation Not  
Complete, Write  
Reset Command  
Program/Erase  
Operation Complete  
Note: The system should recheck the toggle bit even if DQ5  
= “1” because the toggle bit may stop toggling as DQ5  
changes to “1.” See the subsections on DQ6 and DQ2 for  
more information.  
If a program address falls within a protected sector,  
DQ6 toggles for approximately 1 µs after the program  
command sequence is written, then returns to reading  
array data.  
Figure 7. Toggle Bit Algorithm  
June 7, 2005  
Am29DL640H  
29  
 复制成功!