欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM29DL163DB90ZI 参数 Datasheet PDF下载

AM29DL163DB90ZI图片预览
型号: AM29DL163DB90ZI
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash, 2MX8, 90ns, PDSO56, MO-180BA, SSOP-56]
分类和应用: 光电二极管内存集成电路
文件页数/大小: 51 页 / 1064 K
品牌: SPANSION [ SPANSION ]
 浏览型号AM29DL163DB90ZI的Datasheet PDF文件第1页浏览型号AM29DL163DB90ZI的Datasheet PDF文件第3页浏览型号AM29DL163DB90ZI的Datasheet PDF文件第4页浏览型号AM29DL163DB90ZI的Datasheet PDF文件第5页浏览型号AM29DL163DB90ZI的Datasheet PDF文件第6页浏览型号AM29DL163DB90ZI的Datasheet PDF文件第7页浏览型号AM29DL163DB90ZI的Datasheet PDF文件第8页浏览型号AM29DL163DB90ZI的Datasheet PDF文件第9页  
A D V A N C E
I N F O R M A T I O N
GENERAL DESCRIPTION
The Am29DL163D/Am29DL164D devices consists of
16 megabit, 3.0 volt-only flash memory devices, orga-
nized as 1,048,576 words of 16 bits each or 2,097,152
bytes of 8 bits each. Word mode data appears on
DQ0–DQ15; byte mode data appears on DQ0–DQ7.
The device is designed to be programmed in-system
with the standard 3.0 volt V
CC
supply, and can also be
programmed in standard EPROM programmers.
The device is available with an access time of 70, 80,
90, or 120 ns. The devices are offered in 56-pin SSOP,
48-pin TSOP, and 48-ball FBGA packages. Standard
control pins—chip enable (CE#), write enable (WE#),
and output enable (OE#)—control normal read and
write operations, and avoid bus contention issues.
The device requires only a
single 3.0 volt power sup-
ply
for both read and write functions. Internally
generated and regulated voltages are provided for the
program and erase operations.
other flash sector, or may permanently lock their own
code there.
DMS (Data Management Software)
allows systems
to easily take advantage of the advanced architecture
of the simultaneous read/write product line by allowing
removal of EEPROM devices. DMS will also allow the
system software to be simplified, as it will perform all
functions necessary to modify data in file structures,
as opposed to single-byte modifications. To write or
update a particular piece of data (a phone number or
configuration data, for example), the user only needs
to state which piece of data is to be updated, and
where the updated data is located in the system. This
i s a n a d va n t a g e c o m p a r e d t o s y s te m s w h e r e
user-written software must keep track of the old data
location, status, logical to physical translation of the
data onto the Flash memory device (or memory de-
vices), and more. Using DMS, user-written software
does not need to interface with the Flash memory di-
rectly. Instead, the user's software accesses the Flash
memory by calling one of only six functions. AMD pro-
vides this software to simplify system design and
software integration efforts.
The device offers complete compatibility with the
JEDEC single-power-supply Flash command set
standard.
Commands are written to the command
register using standard microprocessor write timings.
Reading data out of the device is similar to reading
from other Flash or EPROM devices.
The host system can detect whether a program or
erase operation is complete by using the device
sta-
tus bits:
RY/BY# pin, DQ7 (Data# Polling) and
DQ6/DQ2 (toggle bits). After a program or erase cycle
has been completed, the device automatically returns
to reading array data.
The
sector erase architecture
allows memory sec-
tors to be erased and reprogrammed without affecting
the data contents of other sectors. The device is fully
erased when shipped from the factory.
Hardware data protection
measures include a low
V
CC
detector that automatically inhibits write opera-
tions during power transitions. The
hardware sector
protection
feature disables both program and erase
operations in any combination of the sectors of mem-
o r y. T h i s c a n b e a c h i ev e d i n - s y s t e m o r v i a
programming equipment.
The device offers two power-saving features. When
addresses have been stable for a specified amount of
time, the device enters the
automatic sleep mode.
The system can also place the device into the
standby mode.
Power consumption is greatly re-
duced in both modes.
Simultaneous Read/Write Operations with
Zero Latency
The Simultaneous Read/Write architecture provides
simultaneous operation
by dividing the memory
space into two banks. The device can improve overall
system performance by allowing a host system to pro-
gram or erase in one bank, then immediately and
simultaneously read from the other bank, with zero la-
tency. This releases the system from waiting for the
completion of program or erase operations.
The Am29DL163D/Am29DL164D devices uses multi-
ple bank architectures to provide flexibility for different
applications. Three devices are available with the fol-
lowing bank sizes:
Device
DL162
DL163
DL164
Bank 1
2 Mb
4 Mb
8 Mb
Bank 2
14 Mb
12 Mb
8 Mb
Am29DL163D/Am29DL164D Features
The
Secured Silicon (SecSi) Sector
is an extra 64
Kbit sector capable of being permanently locked by
AMD or customers. The
SecSi Sector Indicator Bit
(DQ7) is permanently set to a 1 if the part is
factory
locked,
and set to a 0 if
customer lockable.
This way,
customer lockable parts can never be used to replace
a factory locked part.
Factory locked parts provide several options. The
SecSi Sector may store a secure, random 16 byte
ESN (Electronic Serial Number), customer code (pro-
grammed through AMD’s ExpressFlash service), or
both. Customer Lockable parts may utilize the SecSi
Sector as bonus space, reading and writing like any
2
Am29DL163D/Am29DL164D