欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM29BL162CB-45DPH1 参数 Datasheet PDF下载

AM29BL162CB-45DPH1图片预览
型号: AM29BL162CB-45DPH1
PDF下载: 下载PDF文件 查看货源
内容描述: 16兆位( 1一M× 16位) CMOS 3.0伏只,突发模式,引导扇区闪存裸片修订版1 [16 Megabit (1 M x 16-Bit) CMOS 3.0 Volt-only, Burst-Mode, Boot Sector Flash Memory-Die Revision 1]
分类和应用: 闪存
文件页数/大小: 19 页 / 300 K
品牌: SPANSION [ SPANSION ]
 浏览型号AM29BL162CB-45DPH1的Datasheet PDF文件第1页浏览型号AM29BL162CB-45DPH1的Datasheet PDF文件第2页浏览型号AM29BL162CB-45DPH1的Datasheet PDF文件第4页浏览型号AM29BL162CB-45DPH1的Datasheet PDF文件第5页浏览型号AM29BL162CB-45DPH1的Datasheet PDF文件第6页浏览型号AM29BL162CB-45DPH1的Datasheet PDF文件第7页浏览型号AM29BL162CB-45DPH1的Datasheet PDF文件第8页浏览型号AM29BL162CB-45DPH1的Datasheet PDF文件第9页  
S U P P L E M E N T
GENERAL DESCRIPTION
The Am29BL162C in Known Good Die (KGD) form is a
16 Mbit, 3.0 volt-only Flash memory. AMD defines KGD
as standard product in die form, tested for functionality
and speed. AMD KGD products have the same reliability
and quality as AMD products in packaged form.
fore executing the erase operation. During erase, the
device automatically times the erase pulse widths and
verifies proper cell margin.
The host system can detect whether a program or
erase operation is complete by observing the RY/BY#
pin, or by reading the DQ7 (Data# Polling) and DQ6
(toggle)
status bits.
After a program or erase cycle
has been completed, the device is ready to read array
data or accept another command.
The
sector erase architecture
allows memory sectors
to be erased and reprogrammed without affecting the
data contents of other sectors. The device is fully
erased when shipped from the factory.
Hardware data protection
measures include a low V
CC
detector that automatically inhibits write operations dur-
ing power transitions. The
hardware sector protection
feature disables both program and erase operations in
any combination of the sectors of memory. This can be
achieved in-system or via programming equipment.
The
Erase Suspend/Erase Resume
feature enables
the user to put erase on hold for any period of time to
read data from, or program data to, any sector that is
not selected for erasure. True background erase can
thus be achieved.
The
hardware RESET# pin
terminates any operation
in progress and resets the internal state machine to
reading array data. The RESET# pin may be tied to the
system reset circuitry. A system reset would thus also
reset the device, enabling the system microprocessor
to read the boot-up firmware from the Flash memory.
The device offers two power-saving features. When
addresses have been stable for a specified amount of
time, the device enters the
automatic sleep mode.
The system can also place the device into the
standby
mode.
Power consumption is greatly reduced in both
these modes.
AMD’s Flash technology combines years of Flash
memory manufacturing experience to produce the
highest levels of quality, reliability and cost effectiveness.
The device electrically erases all bits within a sector
simultaneously via Fowler-Nordheim tunneling. The
data is programmed using hot electron injection.
Am29BL162C Features
The Am29BL162C is organized as 1,048,576 words. It
is designed to be programmed in-system with the stan-
dard system 3.0-volt V
CC
supply. A 12.0-volt V
PP
or 5.0
V
CC
is not required for program or erase operations.
The device can also be programmed in standard
EPROM programmers.
The device offers access times of 80 ns, allowing high
speed microprocessors to operate without wait states.
To eliminate bus contention the device has separate
chip enable (CE#), write enable (WE#) and output
enable (OE#) controls.
Burst Mode Features
The Am29BL162C offers a Linear Burst mode—a
32 word sequential burst with wrap around—in a
bottom boot configuration only. This devices require
additional control pins for
burst operations:
Load
Burst Address (LBA#), Burst Address Advance
(BAA#), and Clock (CLK). This implementation allows
easy interface with minimal glue logic to a wide range
of microprocessors/microcontrollers for high perfor-
mance read operations.
AMD Flash Memory Features
Each device requires only a
single 3.0 volt power
supply
for both read and write functions. Internally
generated and regulated voltages are provided for the
program and erase operations. The I/O and control
signals are 5V tolerant.
The Am29BL162C is entirely command set compatible
with the
JEDEC single-power-supply Flash stan-
dard.
Commands are written to the command register
using standard microprocessor write timings. Register
contents serve as input to an internal state-machine
that controls the erase and programming circuitry.
Write cycles also internally latch addresses and data
needed for the programming and erase operations.
Reading data out of the device is similar to reading
from other Flash or EPROM devices.
Device erasure occurs by executing the erase com-
mand sequence. This initiates the
Embedded Erase
algorithm—an internal algorithm that automatically pre-
programs the array (if it is not already programmed) be-
Electrical Specifications
Refer to the Am29BL162C data sheet, publication
number 22142, for full electrical specifications on the
Am29BL162C in KGD form.
2
Am29BL162C Known Good Die