D a t a S h e e t
AC Characteristics
Program Command Sequence (last two cycles)
tCHW
Read Status Data
V
IH
CLK
V
IL
tAVSW
tAVHW
AVD
tAVDP
tAS
tAH
Addresses
Data
555h
PA
VA
VA
In
A0h
Complete
PD
Progress
tDS
tDH
CE#
tCH
OE#
WE#
tWP
tWHWH1
tCS
tWPH
tWC
tVCS
VCC
Notes:
1. PA = Program Address, PD = Program Data, VA = Valid Address for reading status bits.
2. “In progress” and “complete” refer to status of program operation.
3. A20–A12 are don’t care during command sequence unlock cycles.
4. The Asynchronous programming operation is independent of the Set Device Read Mode bit in the Burst Mode
Configuration Register.
Figure 22. Alternate Asynchronous Program Operation Timings
May 15, 2007 27243B2
Am29BDS320G
59