欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM27C2048-90JC 参数 Datasheet PDF下载

AM27C2048-90JC图片预览
型号: AM27C2048-90JC
PDF下载: 下载PDF文件 查看货源
内容描述: [OTP ROM, 128KX16, 90ns, CMOS, PQCC44, PLASTIC, LCC-44]
分类和应用: OTP只读存储器
文件页数/大小: 12 页 / 177 K
品牌: SPANSION [ SPANSION ]
 浏览型号AM27C2048-90JC的Datasheet PDF文件第2页浏览型号AM27C2048-90JC的Datasheet PDF文件第3页浏览型号AM27C2048-90JC的Datasheet PDF文件第4页浏览型号AM27C2048-90JC的Datasheet PDF文件第5页浏览型号AM27C2048-90JC的Datasheet PDF文件第6页浏览型号AM27C2048-90JC的Datasheet PDF文件第7页浏览型号AM27C2048-90JC的Datasheet PDF文件第8页浏览型号AM27C2048-90JC的Datasheet PDF文件第9页  
FINAL
Am27C2048
2 Megabit (128 K x 16-Bit) CMOS EPROM
DISTINCTIVE CHARACTERISTICS
s
Fast access time
— Speed options as fast as 55 ns
s
Low power consumption
— 100 µA maximum CMOS standby current
s
JEDEC-approved pinout
— Plug-in upgrade of 1 Mbit EPROM
— 40-pin DIP/PDIP
— 44-pin PLCC
s
Single +5 V power supply
s
±10%
power supply tolerance standard
s
100% Flashrite programming
— Typical programming time of 16 seconds
s
Latch-up protected to 100 mA from –1 V to
V
CC
+ 1 V
s
Versatile features for simple interfacing
— Both CMOS and TTL input/output compatibility
— Two line control functions
s
High noise immunity
GENERAL DESCRIPTION
The Am27C2048 is a 2 Mbit, ultraviolet erasable pro-
grammable read-only memory. It is organized as 128 K
words, operates from a single +5 V supply, has a static
standby mode, and features fast single address loca-
tion programming. The Am27C2048 is ideal for use in
16-bit microprocessor systems. The device is available
in windowed ceramic DIP packages, and plastic one
time programmable (OTP) PDIP and PLCC packages.
Data can be typically accessed in less than 55 ns, al-
lowing high-performance microprocessors to operate
without any WAIT states. The device offers separate
Output Enable (OE#) and Chip Enable (CE#) controls,
thus eliminating bus contention in a multiple bus micro-
processor system.
AMD’s CMOS process technology provides high
speed, low power, and high noise immunity. Typical
power consumption is only 125 mW in active mode,
and 100 µW in standby mode.
All signals are TTL levels, including programming sig-
nals. Bit locations may be programmed singly, in
blocks, or at random. The device supports AMD’s
Flashrite programming algorithm (100 µs pulses), re-
sulting in a typical programming time of 16 seconds.
BLOCK DIAGRAM
V
CC
V
SS
V
PP
OE#
CE#
PGM#
Output Enable
Chip Enable
and
Prog Logic
Y
Decoder
A0–A16
Address
Inputs
Output
Buffers
Data Outputs
DQ0–DQ15
Y
Gating
X
Decoder
2,097,152
Bit Cell
Matrix
11407G-1
Publication#
11407
Rev:
G
Amendment/0
Issue Date:
May 1998