欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM26LV400BB-55RFD 参数 Datasheet PDF下载

AM26LV400BB-55RFD图片预览
型号: AM26LV400BB-55RFD
PDF下载: 下载PDF文件 查看货源
内容描述: 4兆位( 512K的×8位/ 256千×16位) CMOS 3.0伏只引导扇区闪存 [4 Megabit (512 K x 8-Bit/256 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory]
分类和应用: 闪存
文件页数/大小: 48 页 / 1129 K
品牌: SPANSION [ SPANSION ]
 浏览型号AM26LV400BB-55RFD的Datasheet PDF文件第37页浏览型号AM26LV400BB-55RFD的Datasheet PDF文件第38页浏览型号AM26LV400BB-55RFD的Datasheet PDF文件第39页浏览型号AM26LV400BB-55RFD的Datasheet PDF文件第40页浏览型号AM26LV400BB-55RFD的Datasheet PDF文件第42页浏览型号AM26LV400BB-55RFD的Datasheet PDF文件第43页浏览型号AM26LV400BB-55RFD的Datasheet PDF文件第44页浏览型号AM26LV400BB-55RFD的Datasheet PDF文件第45页  
D A T A S H E E T  
ERASE AND PROGRAMMING PERFORMANCE  
Parameter  
Typ (Note 1)  
Max (Note 2)  
Unit  
s
Comments  
Sector Erase Time  
Chip Erase Time  
0.7  
11  
9
15  
Excludes 00h programming  
prior to erasure (Note 4)  
s
Byte Programming Time  
Word Programming Time  
300  
360  
13.5  
8.7  
µs  
µs  
s
11  
4.5  
2.9  
Excludes system level overhead  
(Note 5)  
Byte Mode  
Word Mode  
Chip Programming Time  
(Note 3)  
s
Notes:  
1. Typical program and erase times assume the following conditions: 25°C, 3.0 V VCC, 1,000,000 cycles. Additionally,  
programming typicals assume checkerboard pattern.  
2. Under worst case conditions of 90°C, VCC = 2.7 V (3.0 V for regulated speed options), 1,000,000 cycles.  
3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes  
program faster than the maximum program times listed.  
4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.  
5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See Table 5  
for further information on command definitions.  
6. The device has a minimum erase and program cycle endurance of 1,000,000 cycles.  
LATCHUP CHARACTERISTICS  
Description  
Min  
Max  
Input voltage with respect to VSS on all pins except I/O pins  
(including A9, OE#, and RESET#)  
–1.0 V  
12.5 V  
Input voltage with respect to VSS on all I/O pins  
–1.0 V  
VCC + 1.0 V  
+100 mA  
VCC Current  
–100 mA  
Includes all pins except VCC. Test conditions: VCC = 3.0 V, one pin at a time.  
TSOP AND SO PIN CAPACITANCE  
Parameter  
Symbol  
Parameter Description  
Input Capacitance  
Test Setup  
VIN = 0  
Typ  
6
Max  
7.5  
12  
Unit  
pF  
CIN  
COUT  
CIN2  
Output Capacitance  
Control Pin Capacitance  
VOUT = 0  
VIN = 0  
8.5  
7.5  
pF  
9
pF  
Notes:  
1. Sampled, not 100% tested.  
2. Test conditions TA = 25°C, f = 1.0 MHz.  
December 4, 2006 21523D4  
Am29LV400B  
39