SN8P2604A
8-Bit Micro-Controller
8.3.2 TC1M MODE REGISTER
0DCH
TC1M
Read/Write
After reset
Bit 7
TC1ENB
R/W
Bit 6
TC1rate2
R/W
Bit 5
TC1rate1
R/W
Bit 4
TC1rate0
R/W
Bit 3
TC1CKS
R/W
Bit 2
ALOAD1
R/W
Bit 1
Bit 0
TC1OUT PWM1OUT
R/W
0
R/W
0
0
0
0
0
0
0
Bit 0
Bit 1
Bit 2
Bit 3
PWM1OUT: PWM output control bit.
0 = Disable PWM output.
1 = Enable PWM output. PWM duty controlled by TC1OUT, ALOAD1 bits.
TC1OUT: TC1 time out toggle signal output control bit. Only valid when PWM1OUT = 0.
0 = Disable, P5.3 is I/O function.
1 = Enable, P5.3 is output TC1OUT signal.
ALOAD1: Auto-reload control bit. Only valid when PWM1OUT = 0.
0 = Disable TC1 auto-reload function.
1 = Enable TC1 auto-reload function.
TC1CKS: TC1 clock source select bit.
0 = Internal clock (Fcpu).
1 = External clock from P0.1/INT1 pin.
Bit [6:4] TC1RATE[2:0]: TC1 internal clock select bits.
000 = fcpu/256.
001 = fcpu/128.
…
110 = fcpu/4.
111 = fcpu/2.
Bit 7
TC1ENB: TC1 counter control bit.
0 = Disable TC1 timer.
1 = Enable TC1 timer.
Note: When TC1CKS=1, TC1 became an external event counter and TC1RATE is useless. No more P0.1
interrupt request will be raised. (P0.1IRQ will be always 0).
SONiX TECHNOLOGY CO., LTD
Page 78
Version 0.3
SONIX [ SONIX TECHNOLOGY COMPANY ]
