欢迎访问ic37.com |
会员登录 免费注册
发布采购

SN8P27411SDG 参数 Datasheet PDF下载

SN8P27411SDG图片预览
型号: SN8P27411SDG
PDF下载: 下载PDF文件 查看货源
内容描述: [ADC, OP-amp, Comparator 8-Bit Micro-Controller]
分类和应用:
文件页数/大小: 136 页 / 3074 K
品牌: SONIX [ SONIX TECHNOLOGY COMPANY ]
 浏览型号SN8P27411SDG的Datasheet PDF文件第92页浏览型号SN8P27411SDG的Datasheet PDF文件第93页浏览型号SN8P27411SDG的Datasheet PDF文件第94页浏览型号SN8P27411SDG的Datasheet PDF文件第95页浏览型号SN8P27411SDG的Datasheet PDF文件第97页浏览型号SN8P27411SDG的Datasheet PDF文件第98页浏览型号SN8P27411SDG的Datasheet PDF文件第99页浏览型号SN8P27411SDG的Datasheet PDF文件第100页  
SN8P2740 Series  
ADC, OP-amp, Comparator 8-Bit Micro-Controller  
10.2 NORMAL COMPARATOR MODE  
Comparator pins are shared with GPIO controlled by CM1EN bit. When CM1EN=1, CM1N pin is enabled connected to  
comparator negative terminal. Comparator positive terminal is controlled by CM1RS[2:0] bits. When CM1RS[2:0]=000b,  
comparator positive terminal is from CM1P pin, and GPIO function is isolated. When CM1RS[2:0]=001b~111b,  
comparator positive terminal is connected to internal reference voltage source including 7-level which are 0.2*Vdd,  
0.3*Vdd, 0.4*Vdd, 0.5*Vdd, 0.6*Vdd, 0.7*Vdd, 0.8*Vdd, and CM1P pin is GPIO mode. CM1OEN controls comparator  
output connected to GPIO or not. When CM1OEN=1, comparator output terminal is connected to CM1O pin and isolate  
GPIO function. When CM1OEN=0, comparator output status can be read through CM1OUT flag and CM1O pin is  
GPIO mode.  
Internal Reference  
Voltage  
CM1P  
CM1N  
CM1O  
CM1P = GPIO  
CM1N  
+
+
Comparator  
Internal Logic  
Comparator  
Internal Logic  
Comparator  
Comparator  
-
-
CM1O  
CM1EN = 1, CM1OEN = 1, CM1RS[2:0] = 000b  
CM1EN = 1, CM1OEN = 1, CM1RS[2:0] = 001b~111b  
Internal Reference  
Voltage  
CM1P  
CM1N  
CM1P = GPIO  
CM1N  
+
+
Comparator  
Comparator  
Comparator  
Comparator  
Internal Logic  
Internal Logic  
-
-
CM1O = GPIO  
CM1O = GPIO  
CM1EN = 1, CM1OEN = 0, CM1RS[2:0] = 000b  
CM1EN = 1, CM1OEN = 0, CM1RS[2:0] = 001b~111b  
Note: The comparator enable condition is fixed CM1EN=1, or the comparator pins are GPIO mode and  
comparator is disabled.  
The CM1OUT and CM1IRQ bits indicate the comparator result. The CM1OUT shows the comparator result  
immediately, but the CM1IRQ only indicates the event of the comparator result. The event condition is controlled by  
register and includes rising edge (CM1OUT changes from low to high) and falling edge (CM1OUT changes from high  
to low) controlled by CM1G bit. When CM1G = 0, the comparator 1 interrupt trigger direction is falling edge. When  
CM1G = 1, the comparator 1 interrupt trigger direction is rising edge.  
Note: CM1OUT is comparator raw output without latch. It varies depend on the comparator process  
result. But the CM1IRQ is latch comparator output result. It must be cleared by program.  
SONiX TECHNOLOGY CO., LTD  
Page 96  
Version 2.0  
 复制成功!