欢迎访问ic37.com |
会员登录 免费注册
发布采购

SN8P27411SDG 参数 Datasheet PDF下载

SN8P27411SDG图片预览
型号: SN8P27411SDG
PDF下载: 下载PDF文件 查看货源
内容描述: [ADC, OP-amp, Comparator 8-Bit Micro-Controller]
分类和应用:
文件页数/大小: 136 页 / 3074 K
品牌: SONIX [ SONIX TECHNOLOGY COMPANY ]
 浏览型号SN8P27411SDG的Datasheet PDF文件第42页浏览型号SN8P27411SDG的Datasheet PDF文件第43页浏览型号SN8P27411SDG的Datasheet PDF文件第44页浏览型号SN8P27411SDG的Datasheet PDF文件第45页浏览型号SN8P27411SDG的Datasheet PDF文件第47页浏览型号SN8P27411SDG的Datasheet PDF文件第48页浏览型号SN8P27411SDG的Datasheet PDF文件第49页浏览型号SN8P27411SDG的Datasheet PDF文件第50页  
SN8P2740 Series  
ADC, OP-amp, Comparator 8-Bit Micro-Controller  
4.4 SYSTEM LOW-SPEED CLOCK  
The system low clock source is the internal low-speed oscillator built in the micro-controller. The low-speed oscillator  
uses RC type oscillator circuit. The frequency is affected by the voltage and temperature of the system. In common  
condition, the frequency of the RC oscillator is about 16KHz at 3V and 32KHz at 5V. The relation between the RC  
frequency and voltage is as the following figure.  
Internal Low RC Frequency  
45.00  
40.80  
40.00  
38.08  
35.40  
35.00  
32.52  
30.00  
29.20  
25.96  
25.00  
22.24  
ILRC  
20.00  
18.88  
17.24  
16.00  
14.72  
15.00  
10.00  
5.00  
10.64  
7.52  
0.00  
2.1 2.5  
3
3.1 3.3 3.5  
4
4.5  
5
5.5  
6
6.5  
7
VDD (V)  
The internal low RC supports watchdog clock source and system slow mode controlled by CLKMDbit of OSCM  
register.  
Flosc = Internal low RC oscillator (about 16KHz @3V, 32KHz @5V).  
Slow mode Fcpu = Flosc / 4  
There are two conditions to stop internal low RC. One is power down mode, and the other is green mode of 32K mode  
and watchdog disable. If system is in 32K mode and watchdog disable, only 32K oscillator actives and system is under  
low power consumption.  
Example: Stop internal low-speed oscillator by power down mode.  
B0BSET  
FCPUM0  
; To stop external high-speed oscillator and internal low-speed  
; oscillator called power down mode (sleep mode).  
Note: The internal low-speed clock cant be turned off individually. It is controlled by CPUM0, CPUM1  
(32K, watchdog disable) bits of OSCM register.  
SONiX TECHNOLOGY CO., LTD  
Page 46  
Version 2.0  
 复制成功!