SN8P1600
8-bit micro-controller
13 INSTRUCTION SET TABLE
Field
Mnemonic
A,M
Description
C
-
-
-
-
-
-
-
-
DC
Z
Cycle
MOV
-
-
-
-
-
-
-
-
-
1
1
1
1
1
1
1
1
2
A ← M
M ← A
A ← M (bnak 0)
M (bank 0) ← A
A ← I
√
-
M
O
V
E
MOV
M,A
A,M
M,A
A,I
B0MOV
B0MOV
MOV
√
-
-
-
-
B0MOV
XCH
M,I
A,M
A,M
M ← I, (M = only for Working registers R, Y, Z , RBANK & PFLAG)
A ←→M
B0XCH
MOVC
-
-
A ←→M (bank 0)
R, A ← ROM [Y,Z]
-
ADC
ADC
ADD
ADD
B0ADD
ADD
SBC
SBC
SUB
SUB
SUB
A,M
M,A
A,M
M,A
M,A
A,I
A,M
M,A
A,M
M,A
A,I
1
1
1
1
1
1
1
1
1
1
1
1
A ← A + M + C, if occur carry, then C=1, else C=0
M ← A + M + C, if occur carry, then C=1, else C=0
A ← A + M, if occur carry, then C=1, else C=0
M ← A + M, if occur carry, then C=1, else C=0
M (bank 0) ← M (bank 0) + A, if occur carry, then C=1, else C=0
A ← A + I, if occur carry, then C=1, else C=0
A ← A - M - /C, if occur borrow, then C=0, else C=1
M ← A - M - /C, if occur borrow, then C=0, else C=1
A ← A - M, if occur borrow, then C=0, else C=1
M ← A - M, if occur borrow, then C=0, else C=1
A ← A - I, if occur borrow, then C=0, else C=1
To adjust ACC’s data format from HEX to DEC.
√
√
√
√
√
√
√
√
√
√
√
√
-
-
-
-
-
-
-
-
-
√
√
√
√
√
√
√
√
√
√
√
-
√
√
√
√
√
√
√
√
√
√
√
-
A
R
I
T
H
M
E
T
I
C
DAA
AND
AND
AND
OR
OR
OR
XOR
XOR
XOR
A,M
M,A
A,I
A,M
M,A
A,I
A,M
M,A
A,I
-
-
-
-
-
-
-
-
-
1
1
1
1
1
1
1
1
1
A ← A and M
M ← A and M
A ← A and I
A ← A or M
M ← A or M
A ← A or I
A ← A xor M
M ← A xor M
A ← A xor I
√
√
√
√
√
√
√
√
√
-
-
-
-
-
-
-
-
-
L
O
G
I
C
SWAP
SWAPM
RRC
RRCM
RLC
RLCM
CLR
BCLR
BSET
M
M
M
M
M
M
M
M.b
M.b
M.b
M.b
-
-
-
-
-
-
-
-
-
-
-
-
-
1
1
1
1
1
1
1
1
1
1
1
A (b3~b0, b7~b4) ←M(b7~b4, b3~b0)
M(b3~b0, b7~b4) ← M(b7~b4, b3~b0)
A ← RRC M
M ← RRC M
A ← RLC M
M ← RLC M
M ← 0
M.b ← 0
M.b ← 1
P
R
O
C
E
S
√
√
√
√
-
-
-
-
-
S
B0BCLR
B0BSET
-
-
M(bank 0).b ← 0
M(bank 0).b ← 1
CMPRS
CMPRS
INCS
INCMS
DECS
DECMS
BTS0
BTS1
A,I
A,M
M
M
M
-
-
-
-
-
-
-
-
-
-
-
-
1 + S
1 + S
1 + S
1 + S
1 + S
1 + S
1 + S
1 + S
1 + S
1 + S
2
ZF,C ← A - I, If A = I, then skip next instruction
ZF,C ← A – M, If A = M, then skip next instruction
A ← M + 1, If A = 0, then skip next instruction
M ← M + 1, If M = 0, then skip next instruction
A ← M - 1, If A = 0, then skip next instruction
M ← M - 1, If M = 0, then skip next instruction
If M.b = 0, then skip next instruction
√
√
-
-
-
-
-
-
-
√
√
-
-
-
-
-
-
-
B
R
A
N
C
H
M
M.b
M.b
M.b
M.b
d
If M.b = 1, then skip next instruction
B0BTS0
B0BTS1
JMP
If M(bank 0).b = 0, then skip next instruction
If M(bank 0).b = 1, then skip next instruction
PC15/14 ← RomPages1/0, PC13~PC0 ← d
Stack ← PC15~PC0, PC15/14 ← RomPages1/0, PC13~PC0 ← d
-
-
-
-
-
-
CALL
d
2
M
I
S
C
RET
RETI
NOP
-
-
-
-
-
-
-
-
-
2
2
1
PC ← Stack
PC ← Stack, and to enable global interrupt
No operation
Note: Any instruction that read/write from OSCM, will add an extra cycle.
SONiX TECHNOLOGY CO., LTD
Page 84
Revision 1.94
SONIX [ SONIX TECHNOLOGY COMPANY ]
