SN8P1600
8-bit micro-controller
9INTERRUPT
OVERVIEW
The SN8P1600 provides 2 interrupt sources, including one internal interrupts (TC0/TC1) and one external interrupts
(INT0). The external interrupt can Wakeup the chip while the system is switched from power down mode to high-speed
normal mode. Once interrupt service is executed, the GIE bit in STKP register will clear to “0” for stopping other
interrupt request. On the contrast, when interrupt service exits, the GIE bit will set to “1” to accept the next interrupts’
request. All of the interrupt request signals are stored in INTRQ register. The user can program the chip to check
INTRQ’s content for setting executive priority.
ꢂ
SN8P1602/1603
The interrupt trigger edge :
INTEN Interrupt enable register
INT0 = falling edge
TC0IRQ
TC0 time out
INT0 trigger
Interrupt vector address (0008H)
Global interrupt request signal
Interrupt
enable
gating
INTRQ
2-bit
Latchs
P00IRQ
ꢂ
SN8P1604
The interrupt trigger edge :
INT0 = falling edge
INTEN Interrupt enable register
TC1IRQ
TC1 time out
INT0 trigger
Interrupt vector address (0008H)
Global interrupt request signal
Interrupt
enable
gating
INTRQ
2-bit
Latches
P00IRQ
ꢂ
Note: The GIE bit must enable and all interrupt operations work.
SONiX TECHNOLOGY CO., LTD
Page 65
Revision 1.94
SONIX [ SONIX TECHNOLOGY COMPANY ]
