SN8F2280 Series
USB 2.0 Full-Speed 8-Bit Micro-Controller
13 Main Series Port (MSP)
13.1 OVERVIEW
The MSP (Main Serial Port) is a serial communication interface for data exchanging from one MCU to one MCU or
other hardware peripherals. These peripheral devices may be serial EEPROM, A/D converters, Display device, etc.
The MSP module can operate in one of two modes:
z
z
Full Master Mode
Slave mode (with general address call)
The MSP features include the following:
z
z
z
z
z
2-wire synchronous data transfer / receiver.
Master (SCL is clock output) or Slave (SCL is clock input) operation.
SCL, SDA are programmable open-drain output pin for multiple salve devices application.
Support 400K clock rate @ Fcpu=4MIPs.
End-of-Transfer/Receiver interrupt.
13.2 MSP STATUS REGISTER
MSPSTAT initial value =x00000x0
0EAH
Bit 7
Bit 6
CKE
R/W
0
Bit 5
D_A
R
Bit 4
P
R
Bit 3
S
R
Bit 2
RED_WRT
Bit 1
Bit 0
BF
R
MSPSTAT
Read/Write
After Reset
R
0
0
0
0
0
Bit 6
CKE: Slave Clock Edge Control bit.
In Slave Mode: Receive Address or Data byte.
0 = Latch Data on SCL Rising Edge. (Default)
1 = Latch Data on SCL Falling Edge.
Note 1. In Slave Transmit mode, Address Received depended on CKE setting. Data Transfer on SCL
Falling Edge.
Note 2. In Slave Receiver mode, Address and Data Received depended on CKE setting.
Bit 5
D_A: Data/Address bit.
0 = Indicates the last byte received or transmitted was address.
1 = Indicates the last byte received or transmitted was data.
Bit 4
P: Stop bit.
0 = Stop bit was not detected.
1 = Indicates that a stop bit has been detected last.
Note1. It will be cleared when Start bit was detected.
Bit 3
S: Start bit.
0 = Start bit was not detected.
1 = Indicates that a start bit has been detected last.
Note1. It will be cleared when Stop bit was detected.
Bit 2
RED_WRT: Read/Write bit information.
This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to
Page 134
SONiX TECHNOLOGY CO., LTD
Version 1.1
SONIX [ SONIX TECHNOLOGY COMPANY ]
