SN8F2280 Series
USB 2.0 Full-Speed 8-Bit Micro-Controller
6.8 T1 INTERRUPT OPERATION
When the T1C counter overflows, the T1IRQ will be set to “1” no matter the T1IEN is enable or disable. If the T1IEN
and the trigger event T1IRQ is set to be “1”. As the result, the system will execute the interrupt vector. If the T1IEN =
0, the trigger event T1IRQ is still set to be “1”. Moreover, the system won’t execute interrupt vector even when the
T1IEN is set to be “1”. Users need to be cautious with the operation under multi-interrupt situation.
¾
Example: T1 interrupt request setup.
B0BCLR
B0BCLR
MOV
B0MOV
MOV
B0MOV
MOV
B0MOV
FT1IEN
FT1ENB
A, #00H
T1M, A
A, #0E5H
T1CL, A
A, #48H
T1CH, A
; Disable T1 interrupt service
; Disable T1 timer
;
; Set T1 clock = Fcpu / 256
; Set T1CL initial value = E5H
; Set T1CH initial value = 48H
; Set T1 interval = 1s
B0BSET
B0BCLR
B0BSET
FT1IEN
FT1IRQ
FT1ENB
; Enable T1 interrupt service
; Clear T1 interrupt request flag
; Enable T1 timer
B0BSET
FGIE
; Enable GIE
Example: T1 interrupt service routine.
ORG
JMP
8
; Interrupt vector
INT_SERVICE
INT_SERVICE:
…
; Push routine to save ACC and PFLAG to buffers.
B0BTS1
JMP
FT1IRQ
EXIT_INT
; Check T1IRQ
; T1IRQ = 0, exit interrupt vector
B0BCLR
MOV
B0MOV
MOV
B0MOV
…
FT1IRQ
A, #0E5H
T1CL, A
A, #48H
T1CH, A
; Reset T1IRQ
; Reset T1CL.
; Reset T1CH.
; T1 interrupt service routine
…
EXIT_INT:
…
; Pop routine to load ACC and PFLAG from buffers.
; Exit interrupt vector
RETI
SONiX TECHNOLOGY CO., LTD
Page 71
Version 1.1
SONIX [ SONIX TECHNOLOGY COMPANY ]
