欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN9218I-MT 参数 Datasheet PDF下载

LAN9218I-MT图片预览
型号: LAN9218I-MT
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能单芯片10/100以太网控制器,带有HP Auto-MDIX的和工业级温度支持 [High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support]
分类和应用: 微控制器和处理器串行IO控制器通信控制器外围集成电路数据传输局域网以太网局域网(LAN)标准时钟
文件页数/大小: 130 页 / 1564 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN9218I-MT的Datasheet PDF文件第40页浏览型号LAN9218I-MT的Datasheet PDF文件第41页浏览型号LAN9218I-MT的Datasheet PDF文件第42页浏览型号LAN9218I-MT的Datasheet PDF文件第43页浏览型号LAN9218I-MT的Datasheet PDF文件第45页浏览型号LAN9218I-MT的Datasheet PDF文件第46页浏览型号LAN9218I-MT的Datasheet PDF文件第47页浏览型号LAN9218I-MT的Datasheet PDF文件第48页  
High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support  
Datasheet  
TX COMMAND ‘A’  
Table 3.11 TX Command 'A' Format  
DESCRIPTION  
BITS  
31  
Interrupt on Completion. When set, the TXDONE flag will be asserted when the current buffer has  
been fully loaded into the TX FIFO. This flag may be optionally mapped to a host interrupt.  
30:26  
25:24  
Reserved. These bits are reserved. Always write zeros to this field to guarantee future compatibility.  
Buffer End Alignment. This field specifies the alignment that must be maintained on the last data  
transfer of a buffer. The host will add extra DWORDs of data up to the alignment specified in the  
table below. The LAN9218I will remove the extra DWORDs. This mechanism can be used to maintain  
cache line alignment on host processors.  
[25]  
0
[24]  
0
End Alignment  
4-byte alignment  
16-byte alignment  
32-byte alignment  
Reserved  
0
1
1
0
1
1
23:21  
20:16  
Reserved. These bits are reserved. Always write zeros to this field to guarantee future compatibility  
Data Start Offset (bytes). This field specifies the offset of the first byte of TX data. The offset value  
can be anywhere from 0 bytes to 31 a Byte offset.  
15:14  
13  
Reserved. These bits are reserved. Always write zeros to this field to guarantee future compatibility  
First Segment. When set, this bit indicates that the associated buffer is the first segment of the  
packet.  
12  
Last Segment. When set, this bit indicates that the associated buffer is the last segment of the  
packet  
11  
Reserved. These bits are reserved. Always write zeros to this field to guarantee future compatibility.  
10:0  
Buffer Size (bytes). This field indicates the number of bytes contained in the buffer following this  
command. This value, along with the Buffer End Alignment field, is read and checked by the  
LAN9218I and used to determine how many extra DWORD’s were added to the end of the Buffer. A  
running count is also maintained in the LAN9218I of the cumulative buffer sizes for a given packet.  
This cumulative value is compared against the Packet Length field in the TX command ‘B’ word and  
if they do not correlate, the TXE flag is set.  
Note:  
The buffer size specified does not include the buffer end alignment padding or data start  
offset added to a buffer.  
Revision 1.5 (07-18-06)  
SMSC LAN9218I  
DATA4S4HEET