欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN9215I-MT 参数 Datasheet PDF下载

LAN9215I-MT图片预览
型号: LAN9215I-MT
PDF下载: 下载PDF文件 查看货源
内容描述: 高效的单芯片10/100以太网控制器与HP Auto-MDIX的和工业温度支持 [Highly Efficient Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX and Industrial Temperature Support]
分类和应用: 外围集成电路数据传输控制器局域网以太网局域网(LAN)标准时钟
文件页数/大小: 134 页 / 1602 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN9215I-MT的Datasheet PDF文件第23页浏览型号LAN9215I-MT的Datasheet PDF文件第24页浏览型号LAN9215I-MT的Datasheet PDF文件第25页浏览型号LAN9215I-MT的Datasheet PDF文件第26页浏览型号LAN9215I-MT的Datasheet PDF文件第28页浏览型号LAN9215I-MT的Datasheet PDF文件第29页浏览型号LAN9215I-MT的Datasheet PDF文件第30页浏览型号LAN9215I-MT的Datasheet PDF文件第31页  
Highly Efficient Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX and Industrial Temperature Support  
Datasheet  
Table 3.3 Filter i Byte Mask Bit Definitions  
FILTER I BYTE MASK DESCRIPTION  
FIELD  
DESCRIPTION  
31  
Must be zero (0)  
30:0  
Byte Mask: If bit j of the byte mask is set, the CRC machine processes byte number pattern - (offset  
+ j) of the incoming frame. Otherwise, byte pattern - (offset + j) is ignored.  
The Filter i command register controls Filter i operation. Table 3.4 shows the Filter I command register.  
Table 3.4 Filter i Command Bit Definitions  
FILTER i COMMANDS  
FIELD  
DESCRIPTION  
3
Address Type: Defines the destination address type of the pattern. When bit is set, the pattern  
applies  
only to multicast frames. When bit is cleared, the pattern applies only to unicast frames.  
2:1  
0
RESERVED  
Enable Filter: When bit is set, Filter i is enabled, otherwise, Filter i is disabled.  
The Filter i Offset register defines the offset in the frame’s destination address field from which the  
frames are examined by Filter i. Table 3.5 describes the Filter i Offset bit fields.  
Table 3.5 Filter i Offset Bit Definitions  
FILTER I OFFSET DESCRIPTION  
DESCRIPTION  
FIELD  
7:0  
Pattern Offset: The offset of the first byte in the frame on which CRC is checked for wake-up frame  
recognition. The minimum value of this field must be 12 since there should be no CRC check for  
the destination address and the source address fields. The MAC checks the first offset byte of the  
frame for CRC and checks to determine whether the frame is a wake-up frame. Offset 0 is the first  
byte of the incoming frame's destination address.  
The Filter i CRC-16 register contains the CRC-16 result of the frame that should pass Filter i.  
Table 3.6 describes the Filter i CRC-16 bit fields.  
Table 3.6 Filter i CRC-16 Bit Definitions  
FILTER I CRC-16 DESCRIPTION  
FIELD  
DESCRIPTION  
15:0  
Pattern CRC-16: This field contains the 16-bit CRC value from the pattern and the byte mask  
programmed to the wake-up filter register Function. This value is compared against the CRC  
calculated on the incoming frame, and a match indicates the reception of a wakeup frame.  
SMSC LAN9215I  
Revision 1.5 (07-18-06)  
DATA2S7HEET  
 复制成功!