欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN9210 参数 Datasheet PDF下载

LAN9210图片预览
型号: LAN9210
PDF下载: 下载PDF文件 查看货源
内容描述: 外形小巧单芯片以太网控制器与HP Auto-MDIX的 [Small Form Factor Single- Chip Ethernet Controller with HP Auto-MDIX]
分类和应用: 控制器以太网
文件页数/大小: 458 页 / 4618 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN9210的Datasheet PDF文件第106页浏览型号LAN9210的Datasheet PDF文件第107页浏览型号LAN9210的Datasheet PDF文件第108页浏览型号LAN9210的Datasheet PDF文件第109页浏览型号LAN9210的Datasheet PDF文件第111页浏览型号LAN9210的Datasheet PDF文件第112页浏览型号LAN9210的Datasheet PDF文件第113页浏览型号LAN9210的Datasheet PDF文件第114页  
High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface  
Datasheet  
8.4.8  
PIO Writes  
PIO writes are used for all LAN9312 write cycles. PIO writes can be performed using Chip Select (nCS)  
or Write Enable (nWR). A PIO write cycle begins when both nCS and nWR are asserted. The cycle  
ends when either or both nCS and nWR are de-asserted. Either or both of these control signals must  
de-assert between cycles for the period specified in Table 15.12, “PIO Write Cycle Timing Values,” on  
page 451. They may be asserted and de-asserted in any order. Either or both of these control signals  
must be de-asserted between cycles for the period specified. The PIO write cycle is illustrated in the  
functional timing diagram in Figure 8.7.  
The END_SEL signal has the same timing characteristics as the address lines.  
Please refer to Section 15.5.8, "PIO Write Cycle Timing," on page 451 for the AC timing specifications  
for PIO write operations.  
VALID  
VALID  
END_SEL  
A[x:2]  
nCS, nWR  
VALID  
D[31:0] (INPUT)  
Figure 8.7 Functional Timing for PIO Write Operation  
Revision 1.2 (04-08-08)  
110  
SMSC LAN9312  
DATASHEET  
 复制成功!