The FDC37M60x has four high-drive, open-drain
output, bidirectional port pins that can be used
for external serial interfaces, such as ISA
external keyboard and PS/2-type mouse
interfaces. They are KCLK, KDAT, MCLK, and
MDAT. P26 is inverted and output as KCLK. The
KCLK pin is connected to TEST0. P27 is
inverted and output as KDAT. The KDAT pin is
connected to P10. P23 is inverted and output as
MCLK. The MCLK pin is connected to TEST1.
P22 is inverted and output as MDAT. The MDAT
pin is connected to P11. Note: External pull-ups
may be required.
Hard Power Down Mode
This mode is entered by executing a STOP
instruction.
disabling the oscillator driver
The oscillator is stopped by
cell. When
either RESET is driven active or a data byte is
written to the DBBIN register by a master
CPU, this mode will be exited (as above).
However, as the oscillator cell will require an
initialization time, either RESET must be held
active for sufficient time to allow the oscillator to
stabilise. Program execution will resume as
above.
KEYBOARD POWER MANAGEMENT
INTERRUPTS
The keyboard provides support for two power-
saving modes: soft powerdown mode and hard
powerdown mode. In soft powerdown mode,
the clock to the ALU is stopped but the
timer/counter and interrupts are still active. In
hard power down mode the clock to the 8042 is
stopped.
The FDC37M60x provides the two 8042
interrupts. IBF and the Timer/Counter Overflow.
MEMORY CONFIGURATIONS
The FDC37M60x provides 2K of on-chip ROM
and 256 bytes of on-chip RAM.
Soft Power Down Mode
Register Definitions
This mode is entered by executing a HALT
instruction. The execution of program code is
halted until either RESET is driven active or a
data byte is written to the DBBIN register by a
master CPU. If this mode is exited using the
interrupt, and the IBF interrupt is enabled, then
program execution resumes with a CALL to the
interrupt routine, otherwise the next instruction
is executed. If it is exited using RESET then a
normal reset sequence is initiated and program
execution starts from program memory location
0.
Host I/F Data Register
The Input Data register and Output Data register
are each 8 bits wide. A write to this 8 bit register
will load the Keyboard Data Read Buffer, set the
OBF flag and set the KIRQ output if enabled. A
read of this register will read the data from the
Keyboard Data or Command Write Buffer and
clear the IBF flag. Refer to the KIRQ and Status
register descriptions for more information.
Host I/F Status Register
The Status register is 8 bits wide. Table 50
shows the contents of the Status register.
116
SMSC [ SMSC CORPORATION ]
