欢迎访问ic37.com |
会员登录 免费注册
发布采购

FDC37B78X_07 参数 Datasheet PDF下载

FDC37B78X_07图片预览
型号: FDC37B78X_07
PDF下载: 下载PDF文件 查看货源
内容描述: 超级I / O控制器,支持ACPI ,实时时钟和消费性红外端口 [Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR]
分类和应用: 控制器时钟
文件页数/大小: 249 页 / 865 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号FDC37B78X_07的Datasheet PDF文件第27页浏览型号FDC37B78X_07的Datasheet PDF文件第28页浏览型号FDC37B78X_07的Datasheet PDF文件第29页浏览型号FDC37B78X_07的Datasheet PDF文件第30页浏览型号FDC37B78X_07的Datasheet PDF文件第32页浏览型号FDC37B78X_07的Datasheet PDF文件第33页浏览型号FDC37B78X_07的Datasheet PDF文件第34页浏览型号FDC37B78X_07的Datasheet PDF文件第35页  
PS/2 Mode  
7
6
1
5
1
4
1
3
1
2
1
0
DSK  
CHG  
DRATE DRATE nHIGH  
SEL1  
SEL0 nDENS  
RESET  
COND.  
N/A  
N/A  
N/A  
N/A  
N/A  
N/A  
N/A  
1
BIT 0 nHIGH DENS  
This bit is low whenever the 500 Kbps or 1 Mbps  
data rates are selected, and high when 250 Kbps  
and 300 Kbps are selected.  
BITS 3 - 6 UNDEFINED  
Always read as a logic "1"  
BIT 7 DSKCHG  
BITS 1 - 2 DATA RATE SELECT  
These bits control the data rate of the floppy  
This bit monitors the pin of the same name and  
reflects the opposite value seen on the disk cable  
or the value programmed in the Force Disk  
Change Register (see Configuration Register  
LD8:CRC1[1:0]).  
controller.  
corresponding to the individual data rates. The  
data rate select bits are unaffected by  
See Table 11 for the settings  
a
software reset, and are set to 250 Kbps after a  
hardware reset.  
31  
 复制成功!