欢迎访问ic37.com |
会员登录 免费注册
发布采购

FDC37B72X_07 参数 Datasheet PDF下载

FDC37B72X_07图片预览
型号: FDC37B72X_07
PDF下载: 下载PDF文件 查看货源
内容描述: 128引脚增强型超级I / O控制器,支持ACPI [128 Pin Enhanced Super I/O Controller with ACPI Support]
分类和应用: 控制器
文件页数/大小: 238 页 / 816 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号FDC37B72X_07的Datasheet PDF文件第135页浏览型号FDC37B72X_07的Datasheet PDF文件第136页浏览型号FDC37B72X_07的Datasheet PDF文件第137页浏览型号FDC37B72X_07的Datasheet PDF文件第138页浏览型号FDC37B72X_07的Datasheet PDF文件第140页浏览型号FDC37B72X_07的Datasheet PDF文件第141页浏览型号FDC37B72X_07的Datasheet PDF文件第142页浏览型号FDC37B72X_07的Datasheet PDF文件第143页  
BUTTON OVERRIDE FEATURE  
The power button has an override event as  
override status bit alerts the system upon power-  
up that an override event was used to power  
down the system, and will be used to properly  
power-up the system.  
required by the ACPI specification. If the user  
presses the power button for more than four  
seconds while the system is in the working state,  
a hardware event is generated and the system  
will transition to the off state. There are status  
bits and enable bits associated with this feature  
Figure 11 shows the soft power management  
logic with the override timer path from the button  
input. The override timer counts while the button  
is held (in the present implementation this would  
be when the button input is high) and is cleared  
upon release of the button. It has a 0.5 second  
or faster resolution (run off of the 32kHz clock  
divided down) and the minimum time for  
triggering the override power down is four  
seconds, with a maximum of 4.5 seconds. The  
timer output will pulse the clear on the Flip Flop  
1.  
in the PM1_BLK registers.  
section.  
See the ACPI  
This override event utilizes power button logic to  
determine that the power button (Button_In) has  
been pressed for more that four seconds. The  
override enable/disable bit, PWRBTNOR_EN,  
allows this override function to be turned on/off.  
If enabled, this override event will result in setting  
the override status bit, PWRBTNOR_STS (to be  
cleared by writing a 1 to its bit position - writing a  
0 has no effect), clearing the regular button  
status bit, PWRBTN_STS, and generating an  
event to be routed into the soft power  
management logic to turn off the system. The  
Figure 12 illustrates the timing of the blanking  
period relative to Button_In and nPowerOn for  
the override event.  
139  
 复制成功!