欢迎访问ic37.com |
会员登录 免费注册
发布采购

EMC6D103-CZC 参数 Datasheet PDF下载

EMC6D103-CZC图片预览
型号: EMC6D103-CZC
PDF下载: 下载PDF文件 查看货源
内容描述: 高频PWM风扇控制装置 [FAN CONTROL DEVICE WITH HIGH FREQUENCY PWM]
分类和应用: 运动控制电子器件风扇信号电路装置光电二极管电动机控制
文件页数/大小: 89 页 / 1515 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号EMC6D103-CZC的Datasheet PDF文件第15页浏览型号EMC6D103-CZC的Datasheet PDF文件第16页浏览型号EMC6D103-CZC的Datasheet PDF文件第17页浏览型号EMC6D103-CZC的Datasheet PDF文件第18页浏览型号EMC6D103-CZC的Datasheet PDF文件第20页浏览型号EMC6D103-CZC的Datasheet PDF文件第21页浏览型号EMC6D103-CZC的Datasheet PDF文件第22页浏览型号EMC6D103-CZC的Datasheet PDF文件第23页  
Fan Control Device with High Frequency PWM Support and Hardware Monitoring Features  
Datasheet  
Address Decided  
Start  
0
1
0
1
1
SDA  
SCL  
First five address bits  
Figure 5.1 Address Selection on EMC6D103  
5.2  
5.3  
Slave Bus Interface  
The EMC6D103 device SMBus implementation is a subset of the SMBus interface to the host. The  
device is a slave-only SMBus device. The implementation in the device is a subset of SMBus since it  
only supports Write Byte and Read Byte protocols.  
The Write Byte and Read Byte protocols are valid SMBus protocols for the device. This part responds  
to other protocols as described in the Invalid Protocol Section. Reference the System Management  
Bus Specification, Rev 2.0.  
The SMBus interface is used to read and write the registers in the device. The register set is shown  
in Chapter 8, "Register Set," on page 49.  
Bus Protocols  
Typical Write Byte and Read Byte protocols are shown below. Register accesses are performed using  
7-bit slave addressing, an 8-bit register address field, and an 8-bit data field. The shading indicates  
the Hardware Monitor Block driving data on the SDA line; otherwise, host data is on the SDA line.  
The slave address is the unique SMBus Interface Address for the Hardware Monitor Block that  
identifies it on SMBus. The register address field is the internal address of the register to be accessed.  
The register data field is the data that the host is attempting to write to the register or the contents of  
the register that the host is attempting to read.  
Note: Data bytes are transferred MSB first.  
Byte Protocols  
A write byte transfer will always consist of the SMBus Interface Address byte, followed by the Internal  
Address Register byte, then the data byte.  
The normal read protocol consists of a write to the Hardware Monitor Block with the SMBus Interface  
Address byte, followed by the Internal Address Register byte. Then restart the Serial Communication  
with a Read consisting of the SMBus Interface Address byte, followed by the data byte read from the  
Hardware Monitor Block. This can be accomplished by using the Read Byte protocol.  
Write Byte  
The Write Byte protocol is used to write data to the registers. The data will only be written if the protocol  
shown in Table 5.2 is performed correctly. Only one byte is transferred at time for a Write Byte protocol.  
SMSC EMC6D103  
Revision 0.4 (04-04-05)  
DATA1S9HEET  
 复制成功!