欢迎访问ic37.com |
会员登录 免费注册
发布采购

EMC1402-1-ACZL-TR 参数 Datasheet PDF下载

EMC1402-1-ACZL-TR图片预览
型号: EMC1402-1-ACZL-TR
PDF下载: 下载PDF文件 查看货源
内容描述: 1°C温度传感器与beta补偿 [1∑C Temperature Sensor with Beta Compensation]
分类和应用: 传感器换能器温度传感器输出元件
文件页数/大小: 37 页 / 625 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号EMC1402-1-ACZL-TR的Datasheet PDF文件第27页浏览型号EMC1402-1-ACZL-TR的Datasheet PDF文件第28页浏览型号EMC1402-1-ACZL-TR的Datasheet PDF文件第29页浏览型号EMC1402-1-ACZL-TR的Datasheet PDF文件第30页浏览型号EMC1402-1-ACZL-TR的Datasheet PDF文件第32页浏览型号EMC1402-1-ACZL-TR的Datasheet PDF文件第33页浏览型号EMC1402-1-ACZL-TR的Datasheet PDF文件第34页浏览型号EMC1402-1-ACZL-TR的Datasheet PDF文件第35页  
1°C Temperature Sensor with Beta Compensation  
Datasheet  
6.10 Channel Mask Register  
Table 6.11 Channel Mask Register  
ADDR.  
R/W  
REGISTER  
B7  
B6  
B5  
B4  
B3  
B2  
B1  
B0  
DEFAULT  
-
Channel  
Mask  
-
E
INT  
MASK  
1Fh  
R/W  
-
-
-
-
MASK  
00h  
The Channel Mask Register controls individual channel masking. When a channel is masked, the  
ALERT pin will not be asserted when the masked channel reads a diode fault or out of limit error. The  
channel mask does not mask the THERM pin.  
Bit 1 - EMASK - Masks the ALERT pin from asserting when the External Diode channel is out of limit  
or reports a diode fault.  
„
‘0’ (default) - The External Diode channel will cause the ALERT pin to be asserted if it is out of  
limit or reports a diode fault.  
„
‘1’ - The External Diode channel will not cause the ALERT pin to be asserted if it is out of limit or  
reports a diode fault.  
Bit 0 - INTMASK - Masks the ALERT pin from asserting when the Internal Diode temperature is out  
of limit.  
„
„
‘0’ (default) - The Internal Diode channel will cause the ALERT pin to be asserted if it is out of limit.  
‘1’ - The Internal Diode channel will not cause the ALERT pin to be asserted if it is out of limit.  
6.11 Consecutive ALERT Register  
Table 6.12 Consecutive ALERT Register  
ADDR.  
R/W  
REGISTER  
B7  
B6  
B5  
B4  
B3  
B2  
B1  
B0  
DEFAULT  
Consecutive  
ALERT  
TIME  
OUT  
22h  
R/W  
CTHRM[2:0]  
CALRT[2:0]  
-
70h  
The Consecutive ALERT Register determines how many times an out-of-limit error or diode fault must  
be detected in consecutive measurements before the ALERT or THERM pin is asserted. Additionally,  
the Consecutive ALERT Register controls the SMBus Timeout functionality.  
An out-of-limit condition (i.e. HIGH, LOW, or FAULT) occurring on the same temperature channel in  
consecutive measurements will increment the consecutive alert counter. The counters will also be reset  
if no out-of-limit condition or diode fault condition occurs in a consecutive reading.  
When the ALERT pin is configured as an interrupt, when the consecutive alert counter reaches its  
programmed value, the following will occur: the STATUS bit(s) for that channel and the last error  
condition(s) (i.e. EHIGH) will be set to ‘1’, the ALERT pin will be asserted, the consecutive alert counter  
will be cleared, and measurements will continue.  
When the ALERT pin is configured as a comparator, the consecutive alert counter will ignore diode  
fault and low limit errors and only increment if the measured temperature exceeds the High Limit.  
Additionally, once the consecutive alert counter reaches the programmed limit, the ALERT pin will be  
asserted, but the counter will not be reset. It will remain set until the temperature drops below the High  
Limit minus the THERM Hysteresis value.  
For example, if the CALRT[2:0] bits are set for 4 consecutive alerts, the high limits are set at 70°C,  
and none of the channels are masked, then the ALERT pin will be asserted after the following four  
measurements:  
SMSC EMC1402  
Revision 1.16 (03-15-07)  
DATA3S1HEET